# Casio FX-870P Casio VX-4 

BASIC, CASL, C, ASM, FX Statistik, F.Com, DataBank $F X-870 P=64 K b, V X-4=8 K b$ Standart RAM<br>8-Bit-CPU HD61700 Cross Assembler from Hitachi




## Table of Contents

## Casio FX-870P Casio VX-4

TABLE OF CONTENTS ..... 2
INTRODUCTION ABOUT FX-870P / VX-4 ..... 5
I. BASIC OPERATION ..... 6
1-1 Casio VX-4 ..... 6
1-2 Battery Replacement ..... 7
1-3 Power ON / OFF and Contrast Adjustment ..... 9
1-4 VX-4- FX-870P - Mod ..... 10
1-5 Calculation in CAL- or RUN-Mode ..... 12
1-6 DIsplay ..... 15
Display 4 Lines and virtuell Display 8 Lines ..... 15
Selftest ..... 15
1-7 Accessories for the FX-870P / VX-4. ..... 18
FP-40: ..... 19
FA-6: ..... 19
MD-110 ..... 20
FA-8: ..... 21
RS232C: ..... 21
$R P-8=8 K b, R P-33=32 K b$ RAM Speicher: ..... 22
USB-Interface-Kabel for FX-850P to VX-4 (Inet 2020) ..... 22
1-8 Romaj - Tabellen (Shift CAPS \& ...). ..... 24
II. BASIC - REFERENZ ..... 26
TABLE OF Contents ..... 26
The FX-850P, FX-870P, FX-880P, FX-890P, VX-1 to 4, Z-1 and PB-1000 Series ..... 29
2-1 The BASIC Token ..... 30
2-2 How to enter BASIC Mode. ..... 31
2-3 Grammar Overview. ..... 31
2-4 BASIC Manual Commands ..... 34
2-5 BASIC PRogram Commands ..... 37
2-6 File Descriptor ..... 47
2-7 BASIC BuILt-In Functions ..... 48
2-8 BASIC Logical Operations, etc. ..... 53
2-9 Arithmetic Priority ..... 54
2-10 BASIC Error Messages ..... 55
2-11 Character Code Table. ..... 58
III. INTERNAL INFORMATION ..... 60
Table of Contents ..... 60
3-1 Machine Language Related ..... 61
Memory Map. ..... 61
System Area (BASIC) ..... 63
ROM Routine ..... 68
3-2 BASIC ReLATED ..... 83
Hidden BASIC Instructions ..... 83
BASIC Program and (Text) File Storage Format ..... 83
Storage Format of Variable Data ..... 88
3-3 ApPENDIX ..... 96
3-4 BASIC Programs ..... 100
IV. C-REFERENZ ..... 104
4-1 Sides from the Original Manual: ..... 104
4-2 The C-Code in Original Manual ..... 111
V. F:COM ..... 127
VI. STAT ..... 130
VII. HD61700 CROSS ASSEMBLER ..... 132
Table of Contents ..... 132
list of Pseudo instructions ..... 133
List of Registers ..... 133
List of Mnemonics ..... 134
7-1 HD61700 Cross Assembler ..... 137
Assembling Method ..... 137
Assembler Options ..... 138
Execution of Output Format and Machine Language ..... 139
Error Message ..... 141
7-2 MPU Architecture ..... 142
Features ..... 142
Register Configuration ..... 142
7-3 Assembler ..... 148
Assembler Format ..... 148
Pseudo Instructions ..... 148
Programming Points ..... 152
Mnemonic Format ..... 153
7-4 Mnemonic ..... 155
7-5 Instruction set Table ..... 221
7-6 APPENDIX ..... 221
Output Format and Loader. ..... 221
7-7 References and Links ..... 226
7-8 Figure ..... 227
7-9 Revision Information. ..... 228
VIII. CASL ..... 229
8-1 What is CASL / COMET? ..... 229
8-2 Japanese CASL Wikipedia Article. ..... 230
Overview ..... 230
COMET Specification ..... 230
The following Data Types are Supported: ..... 230
The Registers are as Follows: ..... 230
Instruction Format ..... 231
Instruction set summary: ..... 231
CASL Specification ..... 233
CASL supports the following pseudo instructions: ..... 233
CASL includes macro instructions for Input and Output: ..... 233
Error Messages. ..... 234
CASL Menu ..... 234
COMET Menu ..... 234
Example Programs ..... 236
8-3 CASL From the Original Manual ..... 240
a CASL Project „Jozan" ..... 241
The CASL Code in the Original Manual ..... 244
8-4 CASL FROM InET-Site: hTTP://www5A.BIGLobe.ne.JP ..... 256
The CASL introduction corner - Table Contents ..... 256

1. Basic structure of CASL II Program. ..... 257
2. Load / store instruction ..... 258
3. Operation instruction ..... 259
4. Comparison operation instruction ..... 262
5. Branch Instruction ..... 263
6. Shift operation instruction ..... 265
7. Stack operation instructions ..... 267
8. Call return instruction ..... 267
9. Other instructions ..... 268
10. Macro instruction ..... 269
11. Assembler instructions ..... 270
IX. MANUALS ..... 272



# Introduction about FX-870P / VX-4 

FX-870P / VX-4 is a Model Developed from PB-100 Series. 8-bit CPU Hitachi's HD61700

## Caution: This content is centered on the manual included with Casio Computer Co. Ltd. VX-4. Furthermore, there is no German or English manual for the Casio FX-870P and the VX-4.

!! This manual is based on the Japanese article and Pages from the original manual !! http://luckleo.cocolog-nifty.com/pockecom/VX-4/HTML/fx-870p_manual_jp.html . It ist only written in japanes languarge. Its was translated with Google-Translater in english and manual corrected (the german translation was to crazy. e.g. Basic words was translated incorrectly, Sentences have been translated incomprehensibly). Errors cannot be rulet out ! In some cases there is information from the original jap. operating instructions.

However, since the release date of information is often old, please avoid making inquiries to Casio Computer Co., Ltd.
(1) Because the internal calculation accuracy is higher than that of other companies, more accurate calculation is possible in complicated calculations and financial calculations.
(2) 10 program areas and 10 file areas,
(3) Formula function,
(4) Data Bank function,
(5) Statistical processing function,
(6) A relatively powerful BASIC that can use labels in other dimensions, but can use variable names of up to 255 characters,
C language interpreter,
(7) C langu
(9) With an 8-bit CPU called Hitachi's HD61700 and an operating frequency of 910 KHz and many instructions of 10 to 20 clocks, the power consumption of the Pokécon is 0.08 W with a processing performance of less than 0.1 MIPS. Time is secured $(0.08 \mathrm{~W}$ is estimated to be the maximum rating in the calculation)

This is a feature.
On the other hand, as a disadvantage,
(1) Execution of self-made machine language programs was not officially supported (executable with hidden instructions),
(2) The liquid crystal is $191 \times 32$ dots, and the dot interval is perfectly uniform and suitable for graphic display, but it does not support graphic-elated instructions. Graphics are only possible through machine language,
Inconvenient because labels cannot be used in BASIC,
(4) Program execution speed in C language is 10x faster than BASIC, and C language can only be used for learning.
(5) The VX-4 with only 8 Kb of memory consumes about 3.3 KB in the system area, so an optional RP-33 or an additional memory upgrade is required to execute the appropriate program.

## I. Basic Operation

## 1-1 Casio VX-4



MEMO / Line Search
OFF
Formula Storage Keys

Table 1-0. FX-870P / VX-4 Modi with Mode Key

| Mode Key \& | Methode | Overview of Modes |
| :---: | :--- | :--- |
| $\mathbf{0}$ | CAL Mode | Selected when power ist switched ON |
| $\mathbf{1}$ | BASIC | 10 programs writing / editing |
| $\mathbf{4}$ | DEG | angle unit = degree |
| $\mathbf{5}$ | RAD | angle unit = radians |
| $\mathbf{6}$ | GRA | angle unit = grads |
| $\mathbf{7}$ | Print ON |  |
| $\mathbf{8}$ | PRINT OFF |  |
| $\mathbf{9}$ | MEMO IN | Data Bank function |

## 1-2 Battery Replacement

The battery used by FX-870P / VX-4 is

Battery for operation: 4 x AA Batteries Battery for data storage: 1x CR1220 Backup Batterie

The battery does not start when the ON key ("BRK" key) is pressed, or the battery needs to be replaced when a low battery message is displayed after the ON key is pressed.
As a precaution when replacing batteries,


- If the operating battery and data storage battery are removed at the same time, data such as programs will not be saved.
- When the operating battery and data storage battery are removed at the same time, it is necessary to press the P button on the back of the main unit and the ALL RESET button on the front of the main unit in turn with a thin stick like a toothpick.

Is mentioned.
Replacing the operating battery (AA batteries; AA batteries)

1. Turn the three metal pig screws of the main unit with a coin to remove the metal pig.
2. When you remove the metal pig, there is a slide switch engraved on and off on the back of the main unit. Turn that switch off.
3. Slide the battery slide pig while pressing $\boldsymbol{\nabla}$ to remove the battery slide pig.
4. Take out the old battery and set four AA batteries (AA
 batteries) according to the instructions on the inner electrode.
5. Refit the battery slide pig.
6. Set the slide switch to ON.
7. Insert a metal pig and tighten the three screws.

Replacement of data storage battery (CR1220) Since the life of the data storage battery is $\mathbf{2 4}$ months, it must be replaced once every two years.

1. Turn the three metal pig screws of the main unit with a coin to remove the metal pig.
2. When you remove the metal pig, there is a slide switch engraved on and off on the back of the main unit. Turn that switch off.
3. Loosen the small screw that is tightened and remove the retainer plate, because the bottom of the circular retainer plate with a diameter of about 1 inch $(2.54 \mathrm{~cm})$ near the slide switch is where the CR1220 is set.
4. Set the battery with the + electrode of CR1220 facing up (the side
 closer to the pressing plate when the pressing plate is fitted).
5. Fit the holding plate and tighten the small screw.
6. Set the slide switch to ON.
7. Insert a metal pig and tighten the three screws.

As a precaution when replacing AA batteries (AA batteries) or CR1220, leave the slide switch OFF during the replacement.

Note that if the FX-870P and VX-4 fail to start normally before replacing the battery, for example because they have not been used for a long time, the $P$ button on the back of the main unit and the front of the main unit Press the ALL RESET button sequentially with a stick with a thin tip like a toothpick. After pressing ALL RESET,


When the "BRK" key is pressed and the above message disappears, all memories are initialized and all stored data can be used after being erased. In the above message, the first number following "RAM:" is the RAM capacity of the main unit, and the latter number is the capacity of the additional RAM such as RP-33. Check the memory capacity of FX-870P / VX-4. it can.
The • $P$ button on the back of the main unit

- I was shocked by strong static electricity,
- Executed machine language and run out of pocket

Used when it does not operate normally due to the above.

- The $P$ button and ALL RESET button are not obtained and analyzed, so they are speculated from other sources, but they seem to be CPU reset and key interrupt, respectively. Therefore,
- The $P$ button resets the CPU, performs the CPU initialization routine, and performs the minimum CPU settings (for example, assigning constants to registers $\$ 30$ and $\$ 31$ ), but does not initialize the RAM.
- Pressing the ALL RESET button is detected by the key matrix standard input routine, and the RAM initialization routine is executed.

I guess it is a two-stage configuration.
Low battery display When the battery is depleted and the battery needs to be replaced, a low battery message is displayed as shown below. In that case, AA batteries (AA batteries) must be replaced as described above.


It can be used even if this display appears, but the power is forcibly turned off after about 1 hour. In that case, the FX-870P / VX-4 does not turn on when you press the ON key, so you should replace the battery as soon as the low battery indicator appears. Leaving the battery without replacing it may cause battery leakage or data corruption.

If an error occurs during programming and the battery is depleted, "Low Battery !!!" appears and then an error message is displayed.
(note)
The button battery model number is determined by the international standard IEC60086 so that the battery specifications can be understood. In the case of CR1220, C means that the battery system is a manganese dioxide / lithium battery (nominal voltage: 3.0V), and R means round. 1220 represents a diameter of 12 mm and a thickness of 2.0 mm .

## 1-3 Power ON / OFF and Contrast Adjustment

## Power on

The right "BRK" key on the right also serves as the ON key, so press this button. If it starts normally, the CAL mode is entered, the cursor blinks and the input is waited.
If there is no response when pressed, the possibilities other than failure and the corrective actions are as follows.

- It is operating normally, but the LCD contrast is 0 and the display is not visible. $\rightarrow$ Adjust the LCD contrast.
- Continued use with Low Battery, or the system is in some sort of runaway state. $\rightarrow$ Press the $P$ button on the back of the main unit with a stick with a thin tip such as a toothpick. If this happens, the program or file may be safe. If you are worried, press the ALL RESET button again to initialize the RAM.
- The AA battery for operation has run out. $\rightarrow$ Replace the AA batteries and, in some cases, replace the CR1220 for data storage.


## Power off

Press the OFF button in the upper left to turn off the power.
In addition, if the computer is left waiting for input, that is, when FX-870P / VX-4 is not performing calculations, the power is automatically turned off in a fixed time (several minutes).
This is called an auto power off function. When the power is turned off with auto power off, all mode settings such as the number of digits are cancelled, but files such as programs, mathematical formula storage, and materialized variable values remain saved.

## Contrast adjustment

- Press the "CONTRAST" key, that is, the "SHIFT" key and then the "MODE" key.
- Contrast up with the "个" key just below the LCD and contrast down with the " $\downarrow$ " key. When you want to finish, press any other key.

If this still does not display correctly, it is likely that the battery has run out.

## 1－4 VX－4－FX－870P－Modi

FX－870P／VX－4 has 6 modes besides CAL mode like scientific calculator．
Table 1－1 shows how to enter each mode and a brief description of each mode．

Table 1－1．FX－870P／VX－4 Modes and Transition Methods

| Mode | Migration method | Overview of Modes |
| :---: | :---: | :---: |
| CAL | Default mode when power is turned on． Press＂SHIFT＂（red＂S＂key），then press ＂0＂． | Scientific calculator－like function and formula memory calculation function． <br> see FX－880P manual ．．． |
| Databank／ Memo－in Mode | Press＂SHIFT＂（red＂S＂key），then press ＂9＂． | Data（memo）input and search． see FX－880P manual ．．． |
| FX（Statistical Calculation） | Press the＂FX＂key at the top． | Statistical calculation and training board（not covered）． |
| F．COM | Press the＂F．COM＂key，that is，the ＂SHIFT＂key and then the＂CASL＂key． | Input／output of files including BASIC programs to external devices．File operations such as editing／deleting． |
| BASIC | Press the＂MODE＂key in the upper right and then press＂1＂． <br> When the numeric key（0－9）is pressed after pressing＂SHIFT＂（red＂S＂key）in CAL mode，if a BASIC program exists in the program number of the pressed number，execute it．Start． | BASIC mode． <br> No grafical Funktions inside |
| C Language | Press the＂ C ＂key，that is，the＂SHIFT＂key and then the＂FX＂key． | C language mode． <br> 10x faster than BASIC <br> see Z－1GR and PB－2000 C－manual ．．． |
| CASL | Press the＂CASL＂key． | CASL mode．Only japanese manuals． see also Sharp PC－G850V manual ．．． |
| Formular Storage function | Keys „IN＂，„OUT＂，„CALC＂ | Store often used formulas in memory for calculation．This funktion is applied in CAL－ Mode．see FX－880P manual ．．． |

## CALモード

電源をONにすると，常にCALモードになります。
他のモードからCALモードに入るには，班キーに続けて图キーを押します。


## テータバンク／メモインモード



## Fx（統計計算）モード



## F．COMモード



## BASICモード



## C言語モード



## CASLモード



## 1-5 Calculation in CAL- or RUN-Mode

In FX-870P / VX-4, for example, you can calculate in CAL mode or use PRINT statement in BASIC.

## PRINT A

Even if is executed, the mantissa part displays only a maximum of 10 digits, and values in the range of 0 and $\pm 1 \times 10^{-99}$ to $\pm 9.999,999,999 \times 10^{99}$ seem to be the limit, but FX-870P / VX The numerical value of -4 is expressed and calculated internally by BCD with 13 digits for mantissa and 2 digits for exponent ( 0 and $\pm 1 \times 10-99$ to $\pm 9.999,999,999,999 \times 10{ }^{99}$ ). Saved.

For example,
$\mathrm{A}=1.123456789012$ and enter
PRINT A
Even if you do
1.123456789
(The SET statement only drops the number of display digits). However, using the PRINT USING statement, PRINT USING "\#. \#\#\#\#\#\#\#\#\#\#\#\#"; A

If you execute
1.123456789012

Is output, confirming that the internal precision is up to 13 digits.


Also,
PRINT USING "\#. \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#"; 1/9
Run
0.111111111111100

It is confirmed that the internal accuracy is 13 digits.
FX-870P / VX-4 performs rounding after the four arithmetic operations by default (at initialization) and MODE10 . The rounding method is

- When the 11 to 13 digit number is 049 or less,
- Round up when 11 to 13 digits are 950 or more

It is. Also, rounding after the four arithmetic operations can be disabled by MODE11 .
To check the rounding process, first enable the rounding process with MODE10,
$A=1.123456789049$
PRINT USING "\#. \#\#\#\#\#\#\#\#\#\#\#\#"; A
And run continuously. At this time, $A=1.123456789049$ is displayed, and it can be confirmed that the constant substitution is not rounded even if the rounding after the four arithmetic operations is valid .
next,
A $=A * 1$
PRINT USING "\#. \#\#\#\#\#\#\#\#\#\#\#\#"; A
And running continuously,
$A=1.123456789000$

Is displayed and it can be confirmed that rounding has been performed by four arithmetic operations.
Here, the following table shows a summary of operation examples in the vicinity of the rounding threshold.

## Table. Example of Calculation results when Rounding is enabled after four Arithmetic Operations (FX-870P / VX-4)

| Assigned value to A | A value by A = A*1 after MODE10 | Rounding |
| :---: | :---: | :--- |
| 1.123456788049 | 1.123456788000 | Round down |
| 1.123456788050 | 1.123456788050 | No rounding |
| 1.123456788949 | 1.123456788949 |  |
| 1.123456788950 | 1.123456789000 | Round up |

Here, in order to clarify the effect of rounding up and avoid confusion, the value of the 9th decimal place of the numerical value substituted before the calculation of the table is 8 .
Also, whether the FX-870P / VX-4 is enabled or disabled can be checked by the value of RNDFL (old name: MODED, address: \& H1133) in the system area. If the value of this address is 0 , the rounding process at the time of arithmetic operation is valid, and if it is 1 , the rounding process at the time of arithmetic operation is invalid. In particular,

```
DEFSEG = 0
PEEK (& H1133)
```

You can check the contents. However, the command DEFSEG $=0$ is not necessary unless a DEFSEG instruction has been issued.
For details on the format of numeric variables, refer to A-2. BCD floating-point format and internal format in 12. FX-870P / VX-4 Internal Information.

Finally, the successor FX-890P / Z-1 has a different rounding method,

- If the 11-13 digit number is less than 007 ,
- Round up when the 11 to 13 digit number is 990 or more

And the rounding conditions are getting stricter. The rounding conditions for models prior to FX-870P / VX-4 are unknown because the authors do not have them.
(note)
In the case of Sharp's pocket computers, PC-E500 series models such as PC-E650 support double precision and can store 20 digits with 24 digits of computation (basic is single-precision and almost the same as conventional models), but most The model is 12 digits for computation and 10 digits for storage. The 11th and 12 th digits are rounded, and the last byte of the 8 bytes stored in the memory as a variable value is 0 , and the information is damaged (PC-1350 and PC-G850V have been confirmed to work). For this reason, Sharp's pocket computers are designed to easily accumulate errors when performing complex calculations. This is in contrast to Casio's Pokémon, which basically stores 13 digits of precision as described above.
Therefore, Casio's pocket computer seems to be superior to Sharp in terms of calculation accuracy.
use ENG
例題 1234567890 と 0.123456789 を指数で求めなさい。

| 操作 |  | 表示 |  |
| :---: | :---: | :---: | :---: |
| （1） |  | （1） | 1234567890＿ |
|  | （1） |  |  |
| （2） | ExE | （2） | 1234567890 |
| （3） | ENG | （3） | 1．23456789E＋09 |
| （4） | （1）－（2） 4 可回 | （4） | 0．123456789＿ |
|  | ［0］ |  |  |
| （5） | ExE | （5） | D． 123456789 |
| （6） | ENG | （6） | 123．456789E－03 |

例題 $0.12345 \times 0.00001$ の結果を指数で求めなさい。

| 操作 |  | 表示 |  |
| :---: | :---: | :---: | :---: |
| （1） |  | （1） | 0．12345＊0．00001－ |
|  | －回回回回 |  |  |
| （2） | ExE | （2） | 0．0000012345 |
| （3） | ENG | （3） | 1．2345E－06 |

また，仮数部の小数点の位置を変えるには次のように操作します。

| 操作 |  | 表示 |  |
| :---: | :---: | :---: | :---: |
| （4） | ENG | （4） | 1234．5E－09 |
| （5） | ENG | （5） | 1234500E－12 |
| （6） | ENG | （6） | 1234500000E－15 |
| （7） | ⓝ＋F | （7） | $1234500 \mathrm{E}-12$ |
| （8） | 패NT | （8） | 1234．5E－09 |
| （9） | SnHFI | （9） | 1．2345E－06 |
| （1） | 패NT | （10） | 0．0012345E－03 |
| （11） | Snlit | （11） | $0.000001234 E+00$ |
| （12） | SnHFI | （12） | $0.000000001 E+03$ |

Angle Modes

| 名 称 | シンボル | 数学記号 | 操 作 |  |
| :---: | :---: | :---: | :---: | :---: |
| 度数法（デグリー単位） | DEG | 。 | m00 4 |  |
| 孤度法（ラジアン単位） | RAD | rad | 2000 5 |  |
| グラッド単位 | GRA | grad | （100） 6 |  |

## コラム 各度法の比較対照表

| 名 称 | 例 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 度数法（デグリー単位） | $\begin{array}{lllllllllllll}0^{\circ} & 30^{\circ} & 45^{\circ} & 60^{\circ} & 90^{\circ} & 120^{\circ} & 135^{\circ} & 150^{\circ} & 180^{\circ} & 270^{\circ} 360^{\circ}\end{array}$ |  |  |  |  |  |  |  |  |  |
| 孤度法（ラジアン単位） | $0 \quad \pi / 6 \pi / 4 \quad \pi / 3 \quad \pi / 2 \quad 2 \pi / 33 \pi / 45 \pi / 6 \quad \pi \quad 3 \pi / 22 \pi$ |  |  |  |  |  |  |  |  |  |
| グラッド単位 | 0 | 100／3 50 | 200／3 | 100 | 400／3 |  | 500／3 |  | 300 |  |

## 1-6 Display

Display 4 Lines and virtuell Display 8 Lines


Selftest:
(BASIC) SYSTEM* / ENTER

only an Example for a Char-Set with 5x7 Pixel


## 1-7 Accessories for the FX-870P / VX-4



Kyoros Room Blog:


FP-40:


FA-6:


FA－6（S）


EAR——出カ（イヤホン）…白いブラグ
REM—ーリモートコントロール…黒いブラグ
MIC——入カ（マイク）…赤いブラグ

カセットテープレコーダー端子


注）リモート端子のないカセットテーブレコ ーダーの場合は，リモートブラグはとこ にもつなきません。

MD－110


FA－8：


SB－60または，SB－62（別売）でVX－4同士を接続して，プログラムやデータをRS－232C の命令を使用して転送することができます。

※FA－8はFA－6S）と異なり，RTS－CTSおよびDSR－CD－DTRはショートされているので，信号の制御はできません。
RS232C：


## RP-8 $=8 \mathrm{~Kb}, \mathrm{RP}-33=32 \mathrm{~Kb}$ RAM Speicher:



## USB-Interface-Kabel for FX-850P to VX-4 (Inet 2020)



## 1－8 Romaji－Tabellen（Shift CAPS \＆．．．）

|  | ア列 |  | イ列 |  | ウ列 |  | 工列 |  | 才列 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ア行 | ア | A | 1 | I | ウ | U | 工 | E | 才 | 0 |
| 力行 | 力 | $\begin{aligned} & \mathrm{K} \mathrm{~A} \\ & \mathrm{CA} \end{aligned}$ | キ | K I | ク | $\begin{aligned} & \mathrm{K} \mathrm{U} \\ & \mathrm{CU} \end{aligned}$ | ヶ | K E | $コ$ | $\begin{aligned} & \text { K O } \\ & \text { C O } \end{aligned}$ |
| ガ行 | ガ | G A | ギ | G I | グ | G U | ゲ | G E | ゴ | G O |
| サ行 | \＃ | S A |  | $\begin{gathered} \text { S I } \\ \text { S H I } \\ \text { C I } \end{gathered}$ | ス | S U | セ | $\begin{aligned} & \mathrm{SE} \\ & \mathrm{CE} \end{aligned}$ | ソ | S O |
| ザ行 | ザ | Z A | ジ | $\begin{gathered} \text { Z I } \\ \text { J I } \end{gathered}$ | ズ | Z U | ゼ | Z E | ゾ | Z 0 |
| 夕行 | 夕 | T A | 于 | $\begin{gathered} \mathrm{T} \text { I } \\ \mathrm{CH} \text { I } \end{gathered}$ | ッ | $\begin{gathered} \text { TU } \\ \text { TSU } \end{gathered}$ | テ | T E | ト | T O |
| ダ行 | ダ | D A | ヂ | D I | ッ゙ | D U | デ | D E | ド | D 0 |
| ナ行 | ＋ | N A | 二 | N I | 又 | N U | ネ | N E | ， | N O |
| 八行 | 八 | H A | 匕 | H I | 7 | $\begin{aligned} & \hline \text { HU } \\ & F U \end{aligned}$ | へ | HE | ホ | H O |
| バ行 | バ | B A | ビ | B I | ブ | B U | べ | B E | ボ | B 0 |
| パ行 | $\stackrel{\bigcirc}{ }$ | P A | ピ | P I | 70 | P U | ペ | P E | ポ | P 0 |
| マ行 | マ | M A | ミ | M I | ム | M U | $\times$ | M E | モ | M 0 |
| ヤ行 | ヤ | Y A | 1 | Y I | ユ | Y U | 任 | Y E | ョ | Y 0 |
| ラ行 | ラ | $\begin{aligned} & \text { R A } \\ & \text { L A } \end{aligned}$ | リ | $\begin{aligned} & \text { R I } \\ & \text { L I } \end{aligned}$ | ル | $\begin{aligned} & \hline \text { RU } \\ & \text { LU } \end{aligned}$ | $\checkmark$ | $\begin{aligned} & \text { R E } \\ & \text { LE } \end{aligned}$ | 口 | $\begin{aligned} & \text { R O } \\ & \text { L O } \end{aligned}$ |
| ワ行 | $ワ$ | W A | ウィ | W I | ゥ | W U | ウェ | W E | 7 | W O |
| ン行 | ン | $\mathrm{N}, \mathrm{X}$ |  |  |  |  |  |  |  |  |
| キャ行 | キャ | K Y A | キイ | K Y I | キュ | K Y U | キェ | K Y E | キョ | K Y O |


|  | ア列 |  | イ列 |  | ウ列 |  | 工列 |  | 才列 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ギャ行 | ギャ | G Y A | ギィ | G Y I | ギュ | G Y U | ギェ | G Y E | ギョ | G Y O |
| クァ行 | クァ | Q A | クィ | Q I | クゥ | Q U | クェ | Q E | クォ | Q O |
| シャ行 | シャ | $\begin{aligned} & \text { S Y A } \\ & \text { SHA } \end{aligned}$ | シィ | S Y I | シュ | $\begin{aligned} & \text { SYU } \\ & \text { SHU } \end{aligned}$ | シェ | $\begin{aligned} & \text { SYE } \\ & \text { SHE } \end{aligned}$ | ショ | $\begin{aligned} & \text { S Y O } \\ & \text { SH O } \end{aligned}$ |
| ジャ行 | ジャ | $\begin{gathered} \text { ZYA } \\ \text { JA } \\ \text { JYA } \end{gathered}$ | ジィ | $\begin{gathered} \text { Z Y I } \\ \text { J Y I } \end{gathered}$ | ジュ | $\begin{gathered} \text { ZYU } \\ \text { JU } \\ \text { JYU } \end{gathered}$ | ジェ | $\begin{gathered} \text { ZYE } \\ \text { JE } \\ \text { JYE } \end{gathered}$ | ジョ | $\begin{gathered} \text { Z Y O } \\ \text { J O } \\ \text { JYO } \end{gathered}$ |
| チャ行 | チャ | $\begin{aligned} & \text { TYA } \\ & \text { CYA } \\ & \text { CHA } \end{aligned}$ | チィ | $\begin{aligned} & \text { TY I } \\ & \text { C Y I } \end{aligned}$ | チュ | $\begin{aligned} & \text { TYU } \\ & \text { CYU } \\ & \text { CHU } \end{aligned}$ | チェ | $\begin{aligned} & \text { TYE } \\ & \text { CYE } \\ & \text { CHE } \end{aligned}$ | チョ | $\begin{aligned} & \text { TYO } \\ & \text { CYO } \\ & \text { CHO } \end{aligned}$ |
| ヂャ行 | ヂャ | D Y A | ヂィ | D Y I | ヂュ | D Y U | ヂェ | D Y E | ヂョ | D Y 0 |
| テャ行 | テヤ | THA | ティ | THI | テュ | THU | テェ | THE | テョ | THO |
| デャ行 | デャ | D H A | ディ | D H I | デュ | D H U | デェ | DHE | デョ | D H O |
| ニャ行 | 二ャ | N Y A | 二1 | N Y I | 二ュ | N Y U | 二ェ | N Y E | 二ョ | N Y O |
| ピャ行 | ピャ | P Y A | ピィ | P Y I | ピュ | PYU |  | P Y E | ピョ | P Y 0 |
| ヒャ行 | tャ | HYA | 匕ィ | H Y I | ヒュ | H Y U | 匕ェ | H Y E | 匕ョ | H Y O |
| ビャ行 | ビャ | B Y A | ビィ | B Y I | ビュ | B Y U | ビェ | B Y E | ビョ | B Y 0 |
| ファ行 | ファ | FA | 71 | F I |  |  | $7 \pm$ | F E | フォ | F 0 |
| フャ行 | フャ | FYA | 71 | FY I | フュ | FYU |  | FYE | $7 ョ$ | FYO |
| ミャ行 | ミャ | M Y A | ミィ | M Y I | ミュ | M Y U | ミェ | M Y E | ミョ | M Y O |
| リャ行 | リャ | $\begin{aligned} & \text { R Y A } \\ & \text { LY A } \end{aligned}$ | リィ | $\begin{aligned} & \text { RY I } \\ & \text { LY I } \end{aligned}$ | リュ | $\begin{aligned} & \text { RYU } \\ & \text { LYU } \end{aligned}$ | リェ | $\begin{aligned} & \text { RYE } \\ & \text { LYE } \end{aligned}$ | リョ | $\begin{aligned} & \text { RYO } \\ & \text { LYO } \end{aligned}$ |
| ヴ行 | ヴァ | V A | ヴィ | V I | ヴ | V U | ヴェ | V E | ヴォ | V 0 |

## II．BASIC－Referenz

## Table of Contents

1．How to enter BASIC mode
2．Grammar overview
3．Manual commands
4．Program commands
5 File Descriptor
6．BASIC Built－in Functions
7．BASIC Logical Operations
8．Arithmetic priority
9．BASIC Error messages
10．Character code table

## CASIO VX－4で遊九でみた



MODE：


List of Manual Commands

| LIST, LLIST | RENUM | NEW | PASS | RUN |
| :--- | :--- | :--- | :--- | :--- |
| SAVE | LOAD | MERGE | VERIFY | EDIT |
| DELETE | SYSTEM | CONT | LIST \# | SAVE \# |
| LOAD \# | MERGE \# | NEW \# |  |  |

Note that the commands for VERIFY, SAVE \#, LOAD \#, MERGE \#, and NEW \# have been deleted on FX-890P and Z-1.

List of Program Commands

| ANGLE | BEEP | CLEAR | DIM | ERASE |
| :--- | :--- | :--- | :--- | :--- |
| END | DATA | READ | RESTORE | FOR ~TO~ |
| GOTO |  |  | [STEP]~NEXT |  |
| GOSUB | RETURN | IF ~THEN ~ | INPUT |  |
| LET | ON-GOTO | ON-GOSUB | PRINT, LPRINT | PRINT USING |
| REM | SET | STOP | READ \# | WRITE \# |
| RESTORE \# | CLOSE | CLS | DEFSEG | LOCATE |
| DEFCHR \$ | POKE | TRON | TROFF | VARLIST |
| INPUT \# | LINE INPUT \# | ON ERROR GOTO OPEN | PRINT \# |  |
| RESUME | FORMAT | FILES | KTAL | NAME |
| CHAIN | STAT | STAT CLEAR | MODE |  |

There are no graphic-related commands such as LINE and DRAW, CALL, SWAP, WAIT, REV, NORM, OUT, and OUTPORT supported by FX-890P and Z-1GR.

## List of Built-in Functions

| SIN | COS | TAN | ASN | ACS |
| :--- | :--- | :--- | :--- | :--- |
| ATN | HYPSIN | HYPCOS | HYPTAN | HYPASN |
| HYPACS | HYPATN | SQR | CUR | A |
| EXP | LOG | LN | ABS | INT |
| FRAC | FIX | SGN | ROUND ( | RAN \# |
| $\pi$, PI | DEG $($ | REC | POL ( | FACT |
| NPR( | NCR $($ | FRE | DEGR | DMS |
|  | SUMX, SUMY, | MEANX, | SDX, SDY, | LRA, LRB |
| CNT | SUMX2, SUMY2, | MEANY | SDXN, SDNY |  |
| COR | EOX, EOY | \& H | DMS \$ | LEN ( |
| MID \$ ( | CHR \$ ( | LEFT \$ ( | RIGHT \$ ( | STR \$ ( |
| VAL $($ | HEX \$ ( | ASC $($ | VALF ( | EOF |

ERL ERR PEEK DSKF TAB
INPUT \$ INKEY \$
The functions INP, INPORT, POINT, and TIMER supported by FX-890P and Z-1GR are not available.

## Logical Operations

| NOT | AND | OR | XOR |
| :--- | :--- | :--- | :--- |
| MOD |  |  |  |

Although not described in the BASIC manual, it is described in the operation text, but logical operators are provided.

## Error Message List

| OM error | SN error | ST error | TC error | BV error |
| :--- | :--- | :--- | :--- | :--- |
| NR error | RW error | BF error | BN error | NF error |
| LB error | FL error | OV error | MA error | DD error |
| BS error | FC error | UL error | TM error | RE error |
| PR error | DA error | FO error | NX error | GS error |
| FM error | OP error | AM error | FR error | PO error |
| DF error |  |  |  |  |

In FX-890P and Z-1GR, LB error has been deleted.

# The FX-850P, FX-870P, FX-880P, FX-890P, VX-1 to 4, Z-1 and PB-1000 Series 

These machines have a new implementation of BASIC, called JIS Standard BASIC by Casio. The PB1000 has a RAM file system while the FX and VX systems retain the ten program areas of the earlier machines. The internal encoding is ASCII but the BASIC keywords and line numbers are encoded differently (line numbers can now reach up to 65535 , not only 9999.) The extended character sets differ between the PB-1000 and the other machines of the series. The PB-1000 shares the PB-700 character set with special graphics while the FX, VX and Z systems show math and science symbols instead. The Z-1 and its sibling FX-890P lack the tape interface.

All machines except the PB-1000 connect to the FA-6 interface. This interface offers a higher transmission speed of 1200 bits per second. The data block format is a variant of the PB-700 scheme but the encoding of BASIC programs is different. It is possible to load a file saved with SAVE, A on a PB-700 into the FX-850P, and the other way round is possible, too. You have to restrict the speed to 300 bits per second (SAVE" (S) " and LOAD" (S) " on the FX-850P.) I could only partly test the tape interface with the VX-1 or FX-870P because I could only write but not read programs or data through the FA-6 interface with these machines.

The FX-850P/FX-880P systems can read tapes from the PB-100 series with special commands (PBLOAD, PBGET).

The PB-1000 has a similar connector but mechanical and electrical differences inhibit the use of the FA-6. The PB-1000 uses the FA-7 interface which offers even higher transfer rates (up to 2400 bits per second, selectable by DIP switch on the interface.) The Z-1 and FX-890P no longer support tapes but can still be used with the bas850 source text translator and a serial or USB interface.

|  | Mémoire |  | Graph Basic | $\begin{gathered} \hline \mathrm{Nb} \\ \mathrm{Lig}, \end{gathered}$ | Lib | Prog |  |  | Kata <br> Kana | Nb | RP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Base | Max |  |  |  |  |  |  |  |  |  |
| FX-840p | 3536 | 36304 | * | 2 | Fx? |  | ASM | CASL | $\checkmark$ | 0 | - |
| FX-841p | 3536 | 36304 | * | 2 | Lib ? | STAT | TABLE |  | $\checkmark$ | 1 | - |
| FX-850p | 3536 | 36304 | * | 2 | Lib 116 |  |  |  | * | 1 | - |
| FX-860p | 21456 | 54224 | * | 2 | Lib 116 |  |  |  | $\checkmark$ | 0 | - |
| FX-860pvc | 21312 | 54080 | * | 2 | Lib 116 |  |  | CASL | $\checkmark$ | 1 | - |
| FX-880p | 21456 | 54224 | * | 2 | Lib 116 |  |  |  | * | 1 | - |
| FX-890p | 51180 | 83948 | $\checkmark$ | 4 | F×3 | C | ASM | CASL | $\checkmark$ | 1 | - |
| Z-1 | 18412 | 51180 | $\checkmark$ | 4 | Fx 3 | C | ASM | CASL | $\checkmark$ | 1 | 33 |
| Z-1GR | 18412 | 51180 | $\checkmark$ | 4 | Fx 3 | C | ASM | CASL | $\checkmark$ | 1 | - |
| VX-1 |  |  | * | 2 |  |  |  |  |  | 0 | - |
| VX-2 | 3392 | 36160 | * | 2 | Fx 14 |  |  | CASL | $\checkmark$ | 1 | - |
| FX-870p | 17179 | 49947 | * | 4 | Fx3 | C |  | CASL | $\checkmark$ | 1 | - |
| VX-3 | 3355 | 36123 | * | 4 | Fx 3 | C |  | CASL | $\checkmark$ | 1 | - |
| VX-4 | 4891 | 37659 | * | 4 | Fx 3 | C |  | CASL | $\checkmark$ | 1 | 33 |

## 2-1 The BASIC Token

| ABS | FACT | ON | TAB <br> TAN <br> THEN <br> TO <br> TROFF <br> TRON |
| :---: | :---: | :---: | :---: |
| ACS | FILES | OPEN |  |
| ALL | FIX | OR |  |
| AND | FOR | OUT |  |
| ANGLE | FORMAT | PASS <br> PEEK PI <br> POKE POL <br> PRINT PUT |  |
| APPEND | FRAC |  |  |
| AS | FRE |  | USING |
| ASN | GOSUB |  |  |
| ATN | GOTO |  | VAL |
| BEEP | $\begin{aligned} & \text { HEX\$ } \\ & \text { HYP } \end{aligned}$ |  | VAR |
| CALC <br> CHAIN <br> CHR $\$$ <br> CLEAR <br> CLOSE <br> CLS <br> CNT <br> CONT <br> COR <br> COS <br> CUR |  | RAN \# <br> READ <br> REC <br> REM <br> RENUM <br> RESTORE <br> RESUME <br> RETURN <br> RIGHT\$ <br> ROUND <br> RUN |  |
|  | IF <br> INKEY\$ <br> INPUT <br> INT |  | WRITE\# |
|  |  |  |  |
|  |  |  | XOR |
|  |  |  |  |
|  | KILL |  |  |
|  |  |  |  |
|  | LEFT\$LEN |  |  |
|  |  |  |  |
|  | $\begin{aligned} & \text { LET } \\ & \text { LINE } \end{aligned}$ |  |  |
| DATA | LIST | SAVE |  |
| DEF | LLIST | SDX |  |
| DEFSEG | LN | SDXN |  |
| DEG | LOAD | SDY |  |
| DEGR | LOCATE | SDYN |  |
| DELETE | LOG | SET |  |
| DIM | LPRINTLRA | SGN |  |
| DMS |  | SIN |  |
| DMS\$ | $\begin{aligned} & \text { LRA } \\ & \text { LRB } \end{aligned}$ | SQR |  |
| DSKF | MEANX | STAT |  |
| EDIT |  | STEP |  |
|  | MEANY | STOP |  |
| ELSE | MERGE | STR\$ |  |
| END | MID\$ | SUMX |  |
| $\begin{aligned} & \text { EOF } \\ & \text { EOX } \end{aligned}$ |  | SUMX2 <br> SUMXY <br> SUMY <br> SUMY2 <br> SYSTEM |  |
|  | MOD |  |  |
| EOY |  |  |  |
| ERASE | NAME |  |  |
| ERL | NCR |  |  |
| ERR | NEW |  |  |
| ERROR | NEXT |  |  |
| EXP | NOT |  |  |
|  | NPR |  |  |

## 2-2 How to enter BASIC Mode

(1) Press the MODE key and ' 1 ' in succession to enter BASIC mode. Below the LCD screen is a table showing the combinations of the MODE button and numeric keys.
(2) In BASIC mode, pressing the SHIFT key (red 'S' key) and the numeric key in succession selects the program number of the number that was pressed and becomes the target for editing and execution.
(3) In CAL mode, if you press the SHIFT key (red 'S' key) and the number key in succession, if there is a program in the program number of the pressed number, that program is executed.

## 2-3 Grammar Overview

Here, basic knowledge of BASIC is omitted. The features of FX-870P / VX-4 BASIC are as follows.

- There are 10 program areas P0 to P9 that can be stored. Therefore, there is no problem even if each program has the same line number. However, there are no scoping rules for variables, and all are global variables. This is a major feature of CASIO BASIC.
- There is a data bank area (file area) F0 to F9, and BASIC allows input / output via WRITE \#, READ \#, etc. Therefore, the calculation results can be output to a file and saved.
- In Sharp, the label that was implemented in the initial pocket computer is not implemented, and it is specified by the line number or program number. Casio's last Pokémon FX-890P / Z-1 was the first label to be mounted.
- Sharp's pocket computer BASIC can execute machine language with the CALL instruction, where as Casio cannot execute Machine language except for a few models such as PB-1000 and FX-890P / Z-1. FX-870P / VX-4 does not officially support machine language execution, but can execute machine language routines with the hidden instruction MODE110 (execution start address).


## 2-2-1 Structure of sentence Each sentence (line) is composed as follows.

[line number] Command (Instruction) Operand [: Command (Instruction) Operand; [: • •]]]
The Line-Numbers can be 1-65535. The Line-Length was 255 Chjars.
A sentence consists of a command and an operand, separated by a colon (:). If a line number is added at the beginning of the line, it is interpreted as a program and stored in memory. If there is no line number, it is executed directly after pressing the EXE button.

2-2-2 Variables Variables are classified into four types depending on whether the data type is numeric or string, single variable or array variable.

Table 2-1. Classification of BASIC variables

|  |  | Single variable | Array variable |
| :---: | :---: | :---: | :---: |
| Data type | Numeric | Numeric variable | Array numeric variables |
|  | Character (column) | Character variable | Array character variable |

The naming method for variable names and array names is as follows.
(1) Must not contain reserved words from the beginning. Conversely, reserved words are a memorysaving specification that allows delimiters such as white space to be omitted.
(2) The first character string must be one of uppercase letters ('A'-'Z'), lowercase letters ('a'-'z'), or kana (ASCII code: \& HA6- \& HDF).
(3) Except for the beginning, it must consist of uppercase letters, lowercase letters, kana, and numbers ('0'-'9').
(4) The length of the string must be no more than 255 characters. The length of the standart string A\$ to $\mathbf{Z}$ \$ must be no more than $\mathbf{3 0}$ characters.

Handling of arrays is as follows.
(1) An array is first declared with a DIM statement.
(2) The array subscript is an integer greater than or equal to 0 , and the fractional part is truncated.
(3) The dimensions of the array are written in the CASIO manual and the range allowed by the internal stack, but in reality, 255 dimensions is the maximum in terms of work area representation. (Note 2)
(4) The maximum value of the subscript is the range allowed by the storage capacity.

The used memory size of the variable is listed in (Note 1) at the end of this chapter.
Notes on variables and arrays are as follows.
(1) Variables and arrays are commonly used for all programs (P0-P9).
(2) Variables are reserved for their first use.
(3) An array variable cannot be used unless an array declaration is made in the DIM statement.
(4) Character variables are stored in the character data area specified by the CLEAR statement.
(5) Uppercase and lowercase letters are recognized as different characters. For example, A and a are separate variables.
(6) Numeric variables, character variables, array numeric variables, and array character variables with the same variable name can exist simultaneously. For example, DIM A (10) and A \$ (10) can be used while using A and A\$.

Care must be taken because these can cause bugs. VARLIST is a useful command for debugging because it lists the names and types of variables that have substance when executing programs.

2-2-3 Valid only in a comparison operator program. The result is -1 if true, 0 if false. Since comparison of character strings is complicated, Table 2-2 shows the operation of comparison operators depending on the data type.

Table 2-2. Comparison operator behavior

| Data <br> type | Action | Example of <br> use | result |
| :--- | :--- | :--- | :--- |
|  |  | PRINT $123>45$ | -1 <br> (true) |
| Numeric | Compare numerical values. | PRINT $123<45$ | 0 <br> (false) |


| String | The character code sizes are compared in order from the beginning． | $\begin{aligned} & \text { PRINT "ABC" } \\ & \text { <"ABD" } \end{aligned}$ | $\begin{array}{r} -1 \\ \text { (true) } \end{array}$ |
| :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { PRINT "DEF" } \\ & \text { <"ABC" } \end{aligned}$ | $\begin{array}{r} 0 \\ \text { (false) } \end{array}$ |
|  | When the character string is the same from the beginning and one is included in the other，the shorter character string is considered smaller． | PRINT <br> ＂ABC＂＞ <br> ＂ABCD＂ | $\begin{array}{r} 0 \\ \text { (false) } \end{array}$ |

2－2－4 Character operators Only + （plus）of the four arithmetic operations are valid for string operations．＋Performs the operation of combining left and right strings，and the result must be within 255 characters．For example，＂A＂＋＂B＂results in＂AB＂．
（Note 1）Variable memory usage Numeric variables and character variables are allocated to memory when they are used for the first time．The bytes used at that time are as follows．

| Numeric <br> variable： | （Variable name length +12 ）bytes are secured from the work area． |
| :--- | :--- |
| Character <br> variable： | （Variable name length +4$)$ bytes are secured from the work area，and（String length + <br> 1）bytes are secured from the character area． |

Array variables are allocated in memory when they are defined with a DIM statement．The bytes used at that time are as follows．

| Array <br> numeric <br> variables： | $(($ Variable name length +4$)+($ array size $* 8)+$ dimension $* 2+1)$ bytes are secured <br> from the work area． |
| :--- | :--- |
| Array <br> character <br> variable： | （Variable name length +4$)$ bytes are allocated from the work area，and $(($ array size $)+$ <br> dimension $* 2+1)$ bytes are allocated from the character area． <br> When a character string is assigned，the character area is used for the length of the <br> character string． |

Refer to＂2－3．Variable data storage format＂in＂12．FX－870P／VX－4 internal information＂for details of the variable storage method．
（Note 2）Maximum number of dimensions of array variable
The dimension of the array variable is stored in the +1 term in the used memory size of both array variables in（Note 1），that is， 1 byte．Therefore，the maximum number of dimensions of an array variable is 255 ．However，
－It is impossible to define 255 dimensions because of the restriction that must be declared in a DIM statement with 255 characters per line．
－In principle， 255 dimensions can be realized by directly manipulating the BASIC work area using PEEK and POKE statements．However，in order to declare DIM A $\$(1,1,1, \ldots, 1)$ ，a huge memory of $2{ }^{255}$ するには $5.8 \mathrm{E}+78$ bytes（in short， 255 bits）is required．．
－Declaration equivalent to DIM A $\$(0,0,0, \ldots, 0)$ can be realized if the memory usage is taken into consideration．However，the number of elements in an array variable is 1 ，the substance is just a variable，and the declaration itself is meaningless．In addition，since a 255 －dimensional index is calculated for accessing variables，the loss is large in terms of calculation speed． However，FX－870P／VX－4 can declare 0 （though meaningless）as the maximum DIM index．

## 2-4 BASIC Manual Commands

- Manual commands cannot be executed in the program.
- $\}$ Indicates one of them. However, when executing with BASIC, $\}$ itself is not entered.
- [] Can be omitted. However, when executing in BASIC, [] itself is not input.
- Commands marked with * can also be used in CAL mode.

Table 3. Manual Commands

| Command Name | Format | Function | Example of Use |
| :---: | :---: | :---: | :---: |
| LIST <br> LLIST |  | Display all or part of the program contents on the screen. When LIST is LLIST, output from the screen is output to the printer. | 1. LIST: 'Display from the top <br> 2. LIST 30: 'Display line number 30 <br> 3. LIST 20-80: 'Display line numbers 20-80 <br> 4. LIST 20-: 'Display line number 20 and later <br> 5. LIST -80: 'Displays from the first line to line number 80 <br> 6. LIST.: 'Display last line processed <br> 7. LIST ALL: 'Display programs in all program areas |
| RENUM | RENUM [new line number] [, [old line number] [, incremental]] | Renumber lines at regular intervals. The default values for the new line number, old line number, and increment are 10 , the first line number, and 10 , respectively. | 1. RENUM $100,10,10$ : 'Set line number 10 as new line number 100, and then renumber line numbers at intervals of 10 |
| NEW | NEW [ALL] | Erase the program in the currently specified program area. When ALL is specified, all programs in the program area are deleted. | 8. NEW: 'Erase program in specified program area <br> 9. NEW ALL: 'Erase programs in all program areas (P0-P9) |
| * PASS | PASS <br> "Password" | Sets or cancels all program areas and all file areas. | 10. PASS "CASIO": 'When executed first, operations such as LIST and EDIT are disabled for each area. It is canceled by executing PASS "CASIO" again. |
| RUN | RUN [line number] | Execute the program from the first line or specified line. | 11. RUN: 'Run the program from the first line <br> 12. RUN1000: 'Run program from line number 1000 |


| SAVE | SAVE [ALL] " <br> File descriptor " [, A] | Outputs the program to the file specified by the file descriptor. The target program is the program in the currently specified program area, or the program in all program areas when ALL is specified. However, ALLdesignated output destinations are limited to cassette tapes. When ", $\mathrm{A}^{\prime \prime}$ is added, the output is ASCII. The ALL specification is not available for FX-890P and Z-1 BASIC. | 13. SAVE "0: DEMO1.BAS": <br> 'Output the program with the file name "DEMO1.BAS" in the floppy disk. <br> 14. SAVE "CAS0: (S) DEMO2.BAS", A: 'Output the program in ASCII format with the file name "DEMO1.BAS" at normal phase and slow transfer speed ( 300 bps ) on the cassette tape. <br> 15. SAVEALL "CAS1: (F) P09": 'Outputs the program in the entire program area with the file name "P09" with reverse phase to cassette tape and high transfer speed (1200bps) |
| :---: | :---: | :---: | :---: |
| LOAD | $\begin{aligned} & \text { LOAD [ALL] " } \\ & \text { file descriptor " } \\ & {[, \text { A] }} \end{aligned}$ | Reads the program of the file specified by the file descriptor. The reading destination is the currently specified program area, or the entire program area when ALL is specified. However, ALL specification is limited to LOAD from cassette tape. When ", A " is added, ASCII format program is read. The ALL specification is not available for FX-890P and Z1 BASIC. | 1. LOAD " $5, \mathrm{E}, 8,1, \mathrm{~N}, \mathrm{~N}, \mathrm{~N}$, $\mathrm{B}, \mathrm{N}$ ": 'Load the program from RS-232C. Refer to the file descriptor for the RS-232C settings. |
| MERGE | MERGE " file descriptor " | The program of the file specified by the file descriptor is mixed with the currently specified program area. | 16. MERGE "0: TEST.BAS": 'Read the program of the file "TEST.BAS" in the floppy disk and mix. |
| VERIFY | VERIFY " file descriptor " | Check the file recorded in the cassette file. In FX-890P, Z-1, this command has been deleted. | 17. VERIFY "CAS0: TEST": <br> 'Verify that the file "TEST" on the cassette tape is recorded correctly. |
| EDIT | $\begin{aligned} & \hline \text { EDIT }\{ \\ & \text { [line } \\ &\text { number }] \end{aligned}$ | Displays the program in the currently specified program area and enters edit mode. | 18. EDIT: 'Start editing from the first line of the program <br> 19. EDIT 30: 'Edit line number 30 <br> 20. EDIT .: 'Edit the last line handled |
| DELETE | DELETE [starting line number] [- | Delete part of the program by line number. If there is no argument, SN Error occurs. | 21. DELETE 50: 'Delete line number 50 |


|  | [ending line number]] |  | 22. DELETE 20-80: 'Do line numbers 20-80 <br> 23. DELETE 20-: 'Delete line number 20 and later <br> 24. DELETE -80: 'Delete line number 80 from the first line |
| :---: | :---: | :---: | :---: |
| * ${ }^{\text {SYSTEM }}$ | SYSTEM [*] | Without arguments, printer (PR) ON / OFF setting, trace mode (TR) ON / OFF setting, CLEAR statement setting, text area free capacity (FREE), variable area (V) free area capacity, characters Displays the free capacity (\$) of the area. <br> Enter the test mode with the argument "*" as a hidden command (Reference (1) ). | 1. SYSTEM: Displays the BASIC system settings <br> 2. SYSTEM *: Test mode |
| CONT | CONT | Resume execution of a program that was stopped with the STOP statement or STOP key. | 1. CONT |
| LIST \# | LIST \# | Displays all text data written in the data bank area "F0". When LIST is LLIST, output from the screen is output to the printer. | 1. LIST \# |
| SAVE \# | SAVE \# " File descriptor " | Outputs the memo data written in the data bank area "F0" to the file specified by the file descriptor. | 25. SAVE \# "0: TEST": 'F0 contents are output to floppy with file name "TEST" |
| * LOAD \# | LOAD \# " File descriptor " | Read the contents of the file specified by the file descriptor into the data bank area "F0". | 26. LOAD \# "0: TEST": Load the contents of the file "TEST" on the floppy disk to 'F0 |
| * MERGE \# | MERGE \# " file descriptor " | Adds the contents of the file specified by the file descriptor to the memo data in the data bank area "F0". | 1. MERGE \# "0: TEST": ' |
| NEW \# | NEW \# | All the memo data written in the data bank area "F0" is deleted. | 1. NEW \# |

## 2-5 BASIC Program Commands

- $\}$ Indicates one of them. $\}$ Itself is not written.
- [] Can be omitted. However, [] itself is not written. If there are "..." in [], it means that it can be recursively defined in [].
- | Means "or" and is one of the identifiers on both sides of |.
- Italicized words are identifiers that are not reserved words, and are constants, variables, and expressions.


## Table 4. Program Commands

| Command Name | Format | Function | Example of Use |
| :---: | :---: | :---: | :---: |
| ANGLE | ANGLE formula | Specify the angle unit. | 1. ANGLE 0: 'DEG: degree <br> 2. ANGLE 1: 'RAD: Radian <br> 3. ANGLE 2: 'GRA: Grado <br> 4. ANGLE A: Change angle unit according to 'A value * $360 \mathrm{deg}=2$ * PI rad $=$ 400 gra |
| BEEP | $\operatorname{BEEP}\{[0] \mid 1\}$ | Sound the buzzer. | 1. BEEP: 'Sound with bass <br> 2. BEEP 0: 'Sound with bass <br> 3. BEEP 1 : |
| CLEAR | CLEAR [variable area size] [, work area size] | Clear all variables and allocate memory area according to the arguments. The work area refers to the entire work area of BASIC used for I / O buffers, character operation work, FOR stack, GOSUB stack, numeric data, variable table, and character variable data (machine language is also used in PB-1000). The variable area indicates the data storage area of the last character variable (including array character variables). Therefore, the variable area size must be smaller than | 1. CLEAR: 'Clear variable <br> 2. CLEAR 1024: 'After clearing the variable, 1024 bytes are reserved for the variable area. <br> 3. CLEAR 1024,2048: 'After clearing the variable, 1024 bytes and 2048 bytes are secured in the variable area and work area, respectively. |


|  |  | the work area size, and a certain area must be secured in addition to the variable area. The default variable area and work area sizes are 512,1536 when VX-4 (RAM: 8 KB ) and RP-8 are added (RAM: 16 KB ), and 1024, 8192 otherwise. The size of the current work area, variable area, and free space can be determined by the SYSTEM command and the built-in function FRE . |  |
| :---: | :---: | :---: | :---: |
| DIM | DIM array name (maximum subscript [, maximum subscript ...) | Declaring array variables. However, subscript starts from 0 | 1. DIM A (5): 'Declaration of numeric variable of one-dimensional array <br> 2. DIM B $\$(2,5)$ : <br> 'Declaration of twodimensional array character variable |
| ERASE | ERASE array-name [, array-name] | Erase the specified array variable by variable name. | 1. ERASE A, B: 'Erasing array variables A and B. |
| END | END | Terminate the program. However, even if the program does not have an END statement, the program ends when it reaches the end of the program. |  |
| DATA | DATA data 1 [, data $2 . .$. | Used to embed data read by READ statement in the program. | 1. DATA $10,20,30$ |
| READ | READ variable 1 [, variable 2 ...] | Store the data prepared by the DATA statement in a variable. | 1. READ A, B, C |
| RESTORE | RESTORE [line number] | Specify the start line of DATA statement to be read by READ statement. | 1. RESTORE: 'Specify the start line of the data statement <br> 2. RESTORE 100: 'Read from the data of line |


|  |  |  | number 100 with READ statement |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { FOR~TO~ } \\ & \text { STEP } \\ & \cdots \cdot \\ & \text { NEXT } \end{aligned}$ | $\begin{aligned} & \text { FOR variable }=\text { initial } \\ & \text { value TO final value [STEP } \\ & \text { increment value] } \\ & \cdots \cdots \\ & \text { NEXT [variable] (formula) } \end{aligned}$ | Repeat the FOR and NEXT statements from the initial value until the final value is not exceeded while adding the increment value (1 if there is no STEP or less). | 1. $\begin{aligned} & \text { FOR I = } 1 \text { TO } 10 \\ & \text { SUM }=\text { SUM + A (I) } \\ & \text { NEXT I } \end{aligned}$ |
| GOTO | GOTO \{ <br> - Branch precedence number <br> - \#Program area number | Jumps unconditionally to the specified branch precedence number or the first line of the program area. | 1. GOTO 80: 'Jump to line number 80 <br> 2. GOTO \# 7: 'Jump to the first line of program area 7 |
| GOSUB | GOSUB \{ <br> - Branch precedence number <br> - \#Program area number <br> \} | Calls a subroutine starting from the specified branch precedence number or the first line of the program area. Even if the program area changes, variable definitions and their values are inherited. | 1. GOSUB 100 <br> 2. GOUB \# 5 |
| RETURN | RETURN [\{ <br> - Branch precedence number <br> - \#Program area number <br> \}] | Return to the first line of the branch preceding number and program area number specified from the subroutine. When the return destination is omitted, it returns to the next sentence after the one that called the subroutine with a GOSUB statement. * To make the program easier to read, it is better not to specify the return destination. | 1. RETURN <br> 2. RETURN 20 <br> 3. RETURN \# 1 |
| $\begin{aligned} & \text { IF } \sim\{ \\ & \text { • THEN } \\ & \text { • GOTO } \\ & \} \text { ELSE } \end{aligned}$ | IF conditional statement \{ <br> - THEN \{ <br> - Sentence [: sentence] Branch precedence number | When the conditional statement is true, the statement below THEN is executed or jumps to the destination specified by the GOTO statement. | 1. IF $\mathrm{A}>=100$ THEN 50 ELSE 100 <br> 2. $\operatorname{IF} \mathrm{B}=0$ THEN $\mathrm{X}=10$ ELSE Y = B <br> 3. IF $\mathrm{C}=1$ THEN GOSUB 500: 'GOSUB can be used in the statement |


|  |  | If the conditional expression is false and there is a statement below ELSE, the statement below ELSE is executed or jumped to the jump destination. | 4. IF D $<>50$ THEN \# 9 |
| :---: | :---: | :---: | :---: |
| INPUT | INPUT ["message sentence 1" $\{; \mid\}$,$] variable 1$ [[, "message sentence 2" $\{; \mid\}$, variable 2 ...] | Input data from the keyboard to the specified variable. If a message text is given as an argument before the variable, the data can be entered after the message text is displayed. When the comma after the message text is ";", "?" Is added to the message text, and when it is "," nothing is added and the input operation starts. | 1. INPUT A, B, C <br> 2. INPUT " $\mathrm{X}=$ "; X <br> 3. INPUT "A"; A, "B"; B, "C"; C |
| LET | $\begin{aligned} & \text { LET variable }=\{\text { assigned } \\ & \text { value } \mid \text { expression }\} \end{aligned}$ | Assign the assignment value on the right side or the calculation result of the expression to the variable on the left side. The assignment statement can omit LET itself. | 1. $\mathrm{LET} \mathrm{A}=10$ <br> 2. $\mathrm{A} \$=$ "CASIO" <br> 3. $\mathrm{X}=\mathrm{Y} * \mathrm{Z} / 2$ |
| ON-GOTO | ON Formula GOTO \{ <br> - Branch precedence number <br> - \#Program area number <br> \} [, \{ <br> - Branch precedence number | ON Jumps to the jump destination corresponding to the value of the formula below. The branch destination is specified when the mathematical formula is $1,2,3, \ldots$ from the top. When the | 1. ON A GOTO 100,200, 300: Jumps to line number 300 when ' A is 3 and does not jump when 4 <br> 2. $\mathrm{ON} \mathrm{X}+\mathrm{Y}$ GOTO 100 , \# 6, \# 7 |


|  | $\}^{-\cdots \cdot]} \quad$\#Program area <br> number <br> $\cdots$ | branch destination is not defined, the command immediately after this instruction is executed without jumping. |  |
| :---: | :---: | :---: | :---: |
| ON-GOSUB |  | Calls a subroutine corresponding to the value of the expression below ON. Subroutines are specified when the formula is $1,2,3, \ldots$ from the top. When no subroutine is defined, nothing is called and the command immediately after this command is executed. | 1. ON A GOSUB 100,200 ,, 300: When A is 3, do not GOSUB, and when 4, call the subroutine of line number 300 <br> 2. ON X + Y GOSUB 100, \# 6, \# 7 |
| PRINT <br> LPRINT | ```[PRINT \| LPRINT] [ - TAB (tab specification) - Formula - String - variable \}] [\{; |,\} [\{ - TAB (tab specification) - Formula - String - variable \}] •••]``` | Displays output elements such as formulas, strings, and variable values. If PRINT is set to LPRINT, the output is changed from the screen to the printer. | 1. PRINT: 'Do line feed only <br> 2. PRINT A, B, C <br> 3. PRINT " $\mathrm{X}=$ "; X ;: 'Add a semicolon ";" at the end to avoid line breaks <br> 4. PRINT TAB (5); "CASIO": 'Output 5 blanks and then the string "CASIO" |
| PRINT USING | PRINT USING "format specification"; output element | Display output elements according to format specification. USING and below are also applicable to LPRINT and PRINT \# | 1. PRINT USING "\& \&"; A \$: 'A \$ displays only the length of \& \& . <br> 2. PRINT USING "\#\#\#. \#\#"; X: '\#\#\#. \#\# displays a numeric value, and invalid digits in the integer part display a blank. \# Includes a sign and a numeric value. If the specified format cannot be displayed, it ignores the format specification and displays a numeric value with a leading\%. |
| REM | \{REM \| '\} Annotation | Represents an annotation (comment) | 1. REM program for matrix calculation |


|  |  | and does nothing. Apostrophe """ is an abbreviation for REM | 2. 'This is comment |
| :---: | :---: | :---: | :---: |
| SET | SET \{ <br> - F \{one character of $0-9\}$ <br> - E \{one character of $0-9\}$ <br> - N | Specify the output format of numeric data. F specification specifies the number of digits after the decimal point, E specification specifies the number of significant digits, and N cancels the specification. | 1. SET F3: ' |
| STOP | STOP | Pause program execution. The program resumes from where it was interrupted by the manual command CONT. |  |
| READ \# | READ \# Variable 1 [, Variable 2... | Reads the memo data written in the data bank area into a variable. The default data bank area is "F0", but can be changed with the RESTORE \# statement. | 1. READ \# A \$, X |
| WRITE \# | WRITE \# [Data 1] [, Data 2 -••] | Delete or rewrite data in the data bank area. A line feed is output after each data is output. The default data bank area is "F0", but can be changed with the RESTORE \# statement. <br> * An FC error occurs when attempting to execute as a manual command. <br> When the WRITE \# statement is executed by the program, the data bank area is cleared, but it is not cleared by the subsequent WRITE \# statement, and additional writing is performed. | 1. WRITE \#: 'Delete <br> 2. WRITE \# "CASIO Z1GR": 'rewrite <br> 3. WRITE \# A \$, B: 'Output of character variable A and numeric variable B |


| RESTORE \# | RESTORE \# [("file area name")] ["search string"] [, \{0\|1\} [, GOTO \{ <br> - Branch precedence number <br> - \#Program area number <br> \}]] | Switch the file area for READ \# and WRITE \# . In addition, the "search character string" in the designated file area is searched, and the data read first by the READ \# statement is changed to start from the search character string. The third argument 0 or 1 specifies the data reading start position. 0 is the same as when nothing is specified, and the data including the search character string at the head is set as the reading start position. When 1, the search character string is searched and read with READ \# from the beginning of the line containing the character. <br> When "search string" is not found, if there is a GOTO option, jump to the specified jump destination. If there is no GOTO option, a DA error will occur. | 1. RESTORE \# ("F1"): <br> 'Specify the target file area for READ \# and WRITE \# to F1 <br> 2. RESTORE \# "START": '"START" position is the data reading start position <br> 3. RESTORE \# ("F1") "START":' <br> 4. RESTORE \# "ORANGE", 0: Same as' RESTORE "ORANGE", the first data read with READ \# is "ORANGE". <br> 5. RESTORE \# "ORANGE", 1: 'The beginning of the line containing "ORANGE" is the position of the data to be read first. |
| :---: | :---: | :---: | :---: |
| CLOSE | CLOSE | Close the current file and stop using the I / O buffer. |  |
| CLS | CLS | Clear display screen. |  |
| DEFSEG | DEFSEG $=$ segment value | Sets the base address when executing the PEEK function or POKE statement (maybe MODE110 statement ). | 1. $\operatorname{DEFSEG}=0$ : 'BANK1 RAM (default value). \& H1000 is the same as the x86 CPU segment register, and DEFSEG * 16 is the base address. <br> 2. $\operatorname{DEFSEG}=\& \mathrm{H} 1000$ : 'The base address is the first (\& H38000) of the 30 -pin I / 0 area in the I / O space of BANK3. Reading and writing of \& H38000 to \& H38007 |


|  |  |  | can be executed with PEEK and POKE at addresses 0 to 7 . \& H1000 and above are all the same. |
| :---: | :---: | :---: | :---: |
| LOCATE | LOCATE X coordinate, Y coordinate | Move the cursor to the specified position on the virtual screen. | 1. LOCATE 10,0 |
| DEFCHR \$ | DEFCHR \$ (code) = "character form" | Sets the display pattern according to the character form of the specified code. You can specify 4 codes from \& HFC (252) to \& HFF (255). The character form is a 12 -character hexadecimal code, and two characters from the beginning are assigned from left to right. | 1. $\operatorname{DEFCHR} \$(252)=$ "0F0F0F0F0F0F": 'The lower half is a black pattern <br> 2. $\operatorname{DEFCHR} \$(252)=$ "0F0F0F000000": 'Black pattern in the lower left half |
| POKE | POKE address, data | Write data to the address specified by the formula. The actual address is the base address specified in the DEFSEG statement plus the address of the PEEK statement argument. | 1. POKE \& H7000,0 |
| TRON | TRON | Set the BASIC program to trace mode. |  |
| TROFF | TROFF | Release the BASIC program from trace mode. |  |
| VARLIST | VARLIST | Displays all variable names and array names that currently exist. |  |
| INPUT \# | INPUT \# file number, variable name 1 [, variable 2 ... | Reads data from the sequential file with the file number declared in the OPEN statement. | 1. INPUT \# 1, A: ' |
| LINE INPUT \# | LINE INPUT \# file number, character variable name 1 | Reads one line of character string data from the sequential file with the file number declared in the OPEN statement. | 1. LINE INPUT \# 1, A \$: ' |


| ON ERROR GOTO | ON ERROR GOTO branch precedence number | Specify the branch destination when an error occurs. |  |
| :---: | :---: | :---: | :---: |
| OPEN | OPEN " file descriptor " [FOR \{INPUT \| OUTPUT | APPEND\} AS [\#] file number] | Open the file. INPUT, OUTPUT, and APPEND specify the input, output, and additional write modes, respectively. | 1. OPEN "DATA1.DAT" FOR INPUT AS \# 1:' |
| PRINT \# | ```PRINT \# file number, [ \(\{\) - TAB (tab specification) - Formula - String - variable \}] [\{; \|,\} [ \(\{\) - TAB (tab specification) - Formula - String - variable \}] •••]``` | Outputs output elements such as mathematical expressions, character strings, and variable values to the sequential file with the file number declared in the OPEN statement. | 1. PRINT \# 1, A \$ |
| RESUME | RESUME [\{NEXT \| Return line number\}] | Return from error handling routine. If NEXT or return destination is omitted, return to the statement where the error occurred. | 1. RESUME NEXT: <br> 'Return to the statement following the statement where the error occurred <br> 2. RESUME 100 |
| FORMAT | FORMAT | Format the floppy disk. There is no / $6, / 9$, / M option to specify the floppy capacity like FX-890, Z-1. |  |
| FILES | FILES [" file descriptor "] | Displays the file name, attribute, used capacity, etc. specified by the file descriptor in the floppy disk. *,? wildcards can be used for file descriptors. | 1. FILES <br> 2. FILES "0: TEST.DAT" <br> 3. FILES "0: *. DAT" |
| KILL | KILL " File descriptor " | Delete the file specified by the file descriptor in the floppy disk. * ,? wildcards can be used for file descriptors. | 1. KILL "0: TEST.DAT" <br> 2. KILL "0: *. DAT" |
| NAME | NAME "old file descriptor <br> " AS "new file descriptor" | The file specified by the old file descriptor on the floppy disk is | 1. NAME "0: TEST.BAS" AS "0: NEW.BAS" |


|  |  | changed to the file <br> name of the new file <br> descriptor. |  |
| :--- | :--- | :--- | :--- | :--- |
| CHAIN | CHAIN " File descriptor " | Reads and executes the <br> program specified by <br> the file descriptor in the <br> current program area. | 1. CHAIN "CAS0: TEST" <br> 2. CHAIN "0: TEST.BAS" |
| STAT | STAT X data [, Y data] [; <br> Frequency | Enter statistical data. | 1. STAT 1,3; 10 |

## 2-6 File Descriptor

For the FX-870P and VX-4, three file descriptors can be specified as devices: Floppy disk, Cassette tape, and RS-232C.

For a floppy, it is "0: file name".
In the case of cassette tape, it is represented by "CAS $\{0 \mid 1\}(\{\mathrm{F} \mid \mathrm{S}\})$ : file name", and the numbers are phase designation when reading from MT: 0 : normal phase, 1 : reverse phase, in parentheses The alphabetical characters are F: 1200bps and S: 300bps in transfer rate specification, and are described as "CAS0: (F) TEST1".

In the case of RS-232C, "COM0: communication parameter " (for example, "COM0: 6, E, 8, 1, N, N, N, B, N").

## Communication parameters

Each of the nine settings is represented by one character, and is described by a character string with a comma inserted between each character:

The first parameter is the communication speed setting, which is $1,2,3, \ldots, 7$. If this is $n$, the communication speed is set to $75 * 2 \wedge n$ bps. Specifically:
1: 150 bps
4: 1200 bps
6: 4800 bps
2: 300 bps
5: 2400 bps
7: 9600 bps
3: 600 bps

The second parameter is the parity setting. One of the three characters E, O, and N represents even parity, odd parity, and non-parity, respectively.

The third parameter is the data length setting. The data length is 7 bits or 8 bits in either of 7 and 8 characters.

The fourth parameter is the stop bit setting. Stop bit is 1 bit or 2 bit in either of 1 or 2 characters.
The fifth parameter is the CTS setting. CTS represents ON or OFF for either of the two characters C and N. CTS is an abbreviation of "Clear To Send". DCE (Data Circuit terminating Equipment; here, the other party) informs DTE (Data Terminal Equipment; here the Pokécon) that it is ready to receive. In the 3 -wire system with audio mini plugs, only $\mathrm{RxD}, \mathrm{TxD}$, and SG (signal ground) signal lines are required, so CTS, DSR, and CD must be turned off. The sixth parameter is the DSR setting. DSR is ON or OFF for either of the two characters D and N. DSR is an abbreviation for "Data Set Ready". DCE informs the DTE that the operation is ready.

The seventh parameter is the CD setting. One of the two letters C and N indicates that CD is ON or OFF, respectively. CD is an abbreviation for "Carrier Detect" and is a signal that informs that there is data to be transmitted by DCE to DTE.

The eighth parameter is the soft flow control setting. Soft flow control indicates ON or OFF for either of the two characters B and N. Soft flow control is control in which Xoff is transmitted to DCE and DCE transmission is interrupted until Xoff is transmitted when the buffer is likely to overflow during data reception.
The ninth parameter is SI / SO setting. SI / SO indicates ON or OFF with either of the two letters S and N . With SI / SO control, data length is 7 bits and half-width kana is communicated.After receiving SI (14), the 8th bit is interpreted as 1 and data is received.After
receiving SO (15), Protocol to return to normal mode, receiving 0th return bit as 0 . Therefore, SI / SO control is not required when the data length is 8 bits.

For example: " $6, \mathrm{E}, 8,1, \mathrm{~N}, \mathrm{~N}, \mathrm{~N}, \mathrm{~B}, \mathrm{~N}$ " is communication speed 4800 bps , even parity, data length 8 bit, stop bit 1 bit, CTS: OFF, DSR: OFF, CD: It means OFF, soft flow control: ON, SI / SO: OFF.

## 2-7 BASIC Built-in Functions

Internal functions are classified as follows according to the return value.

- Numeric functions
- Hex prefix
- Character functions
- Other functions

Here, there are the following notes.

- In numeric functions, except for ROUND (, DEG (, REC (, POL (, NPR (, NCR (), parentheses () can be omitted when using numerical values or variables as mathematical expressions.
- As a rule, the accuracy is $\pm 1$ in the 10th digit of the mantissa.
- BS error occurs when the arguments of NPR (, NCR () are $n=0$ and $r \neq 0$.
- In FX-890P and VX-4, calculation is normally performed with 13 digits in the mantissa, and the result is rounded and the result is displayed in 10 digits for the mantissa +2 digits for the exponent.

Table 5. Mathematik-Commands

| Command Name | Function Type | Format | Function |
| :---: | :---: | :---: | :---: |
| SIN | Numeric functions | SIN (Formula) | Sine function SIN. \| Formula $\mid<1440^{\circ}(8 \pi \mathrm{rad}, 1600 \mathrm{grad})$ |
| COS | Numeric functions | COS (formula) | Cosine function COS. \| Formula | $<1440^{\circ}(8 \pi \mathrm{rad}, 1600$ grad) |
| TAN | Numeric functions | TAN (formula) | Tangent function TAN. \| Formula | $<1440^{\circ}$ ( $8 \pi$ rad, 1600 grad). However, MA error occurs when the argument is an odd multiple of $90^{\circ}$ and the function diverges at $\infty$. |
| ASN | Numeric functions | ASN (Formula) | Inverse sine SIN $^{-1}$, ARCSIN. \| Formula | <= $1,-90^{\circ}<=$ ASN < $90^{\circ}$ |
| ACS | Numeric functions | ACS (formula) | Inverse cosine function $\operatorname{COS}^{-1}$, ARCCOS. \| Formula | <= 1, $0^{\circ}<=\mathrm{ACS}<=180^{\circ}$ |
| ATN | Numeric functions | ATN (Formula) | $\begin{aligned} & \text { Inverse tangent function } \text { TAN }^{-1}, \text { ARCTAN. \| Formula \| <1, } \\ & -90^{\circ}<\text { ACS }<90^{\circ} \end{aligned}$ |
| HYP SIN | Numeric functions | HYPSIN (Formula) or HYP SIN (Formula) | $\begin{aligned} & \text { Hyperbolic sine function SINH. \| Formula \| <= } \\ & 230.2585092 \end{aligned}$ |
| HYP COS | Numeric functions | HYPCOS (formula) or HYP COS (formula) | Hyperbolic cosine function COSH. \| Formula | <= 230.2585092 |


| HYP TAN | Numeric functions | HYPTAN (formula) or HYP TAN (formula) | Hyperbolic tangent function TANH. \| Formula | <1E100 |
| :---: | :---: | :---: | :---: |
| HYP ASN | Numeric functions | HYPASN (Formula) or HYP ASN <br> (Formula) | ```l}\begin{array}{l}{\mathrm{ Inverse hyperbolic sine function SINH }\mp@subsup{}{}{-1}.\| Formula |}\\{<5E99}``` |
| HYP ACS | Numeric functions | HYPACS (Formula) or HYP ACS (Formula) | ```Inverse hyperbolic cosine function COSH }\mp@subsup{}{}{-1}\mathrm{ . \| Formula | <5E99``` |
| HYP ATN | Numeric functions | HYPATN (Formula) or HYP ATN (Formula) | ```Inverse hyperbolic tangent function TANH }\mp@subsup{}{}{-1}\mathrm{ . \| Formula | <1``` |
| SQR | Numeric functions | SQR (formula) | Square root V. Formula> $=0$ |
| CUR | Numeric functions | CUR (formula) | Cubic root ${ }^{3} \mathrm{~V}$. \| Formula | <1E99 |
| $\wedge$ | Numeric functions | $x^{\wedge} y$ | Power. ; $x, y$ in the formula, $x$ when $<0, y$ must become an integer. |
| EXP | Numeric functions | EXP (formula) | An exponential function whose base is the natural constant $e(2.718281828$...). - 1 E 100 <formula <= 230.2585092 |
| LOG | Numeric functions | LOG (formula) | Logarithm with base 10 and common logarithm. Formula> 0 |
| LN | Numeric functions | LOG (formula) | The base is the logarithm of $e$, the natural logarithm. Formula> 0 |
| ABS | Numeric functions | ABS (formula) | \| Formula |. Gives the absolute value of the formula. |
| INT | Numeric functions | INT (formula) | Integer function. Gives the largest integer that does not exceed the value of the formula. |
| FRAC | Numeric functions | FRAC (formula) | Gives the fractional part of the formula. |
| FIX | Numeric functions | FIX (formula) | Gives the integer part of the formula. |
| SGN | Numeric functions | SGN (Formula) | Gives the sign of the formula. When formula> 0,1 is returned. When formula $=0,0$ is returned. When formula $<0,-1$ is returned. |
| ROUND 1 | Numeric functions | ROUND (formula, digit) | Gives the value of the mathematical expression rounded to the specified digit (rounded). \| Digit | <100 rounds $10 \wedge$ specified digits. <br> For example, $\operatorname{ROUND}(1234.56,-2)=1234.6$ |
| RAN \# | Numeric functions | RAN \# | Give a random number within 10 digits after the decimal point. 0 <= RAN \# <= $0.999,999,999,9$ |
| $\pi$ | Numeric functions | PI | Gives an approximate number of pis. The value of $\pi$ takes 3.1415926536 internally. |
| DEG ( | Numeric functions | DEG (degree [, minute [, second]]) | Converts a hexadecimal number to a decimal number. DEG $(a, b, c)=a+b / 60+c / 3600$ <br> $\mid$ DEG $(a, b, c) \mid<10^{\wedge} 100$ |


| REC ( | Numeric functions | $\operatorname{REC}(r, \vartheta)$ where $r$ and $\vartheta$ are mathematical expressions | The two-dimensional polar coordinate representation given by the radius $r$ and the argument $\vartheta$ is converted into Cartesian coordinates ( $x, y$ ). <br> As a function value, x coordinate $x$ is returned, $x$ is stored in variable $X$, and $y$ is stored in variable $Y$. <br> Where $0<=r<10^{\wedge} 100,\|\vartheta\|<1440^{\circ}(8 \pi \mathrm{rad}, 1600 \mathrm{grad})$ |
| :---: | :---: | :---: | :---: |
| POL 1 | Numeric functions | $\operatorname{POL}(x, y)$ where $x$ and $y$ are mathematical expressions | Converts a two-dimensional orthogonal coordinate representation given by $x$-coordinate $x$ and $y$-coordinate $y$ to polar coordinates $(r, \vartheta)$. <br> As a function value, the radius $r$ is returned, the radius $r$ is stored in the variable $X$, and the argument $\vartheta$ is stored in the variable Y . <br> Where $\|x\|<10^{\wedge} 100,\|y\|<10^{\wedge} 100,\|x\|+\|y\|>0$ and $180^{\circ}<\vartheta<=180^{\circ}$ |
| FACT | Numeric functions | FACT (formula) | Gives the factorial of the formula, $n$ ! However, $0<=$ Formula <= 69 and an integer. |
| NPR 1 | Numeric functions | $\operatorname{NPR}(n, r)$ | Returns a permutation that selects from $r$ different $n$. NPR ( $n, r)=n \mathrm{Pr}=n!/ R!$. However, $0<r<=n<10^{\wedge} 100$, and $n$ and $r$ are both positive integers. |
| NCR 1 | Numeric functions | NCR ( $n, r$ ) | Returns a combination that selects $r$ from $n$ different numbers. NPR ( $n, r)=n \mathrm{C} r=n!/(R!(N-r)!)$. However, $0<r<=n<10^{\wedge} 100$, and $n$ and $r$ are both positive integers. |
| FRE | Numeric functions | FRE (argument) | Gives the size of the memory area according to the argument. 1 <= Argument <= 5, <br> 1: Size of unused memory in the entire program / memo data area, <br> 2: Size of the entire work area, <br> 3: Size of the entire character area, <br> 4: Unused size in the work area Used memory size, <br> 5: Size of unused memory when character area is free |
| DEGR | Numeric functions | DEGR <br> (hexadecimal number) | Ab.Cdefgh $\cdots$ numbers represented by $a b$ degrees to, $c d$ minute, $E f . G h \cdots$ converting the 60 decimal likened to the second decimal. It is equal to DEG ( $a b, c d, e f . g h ~ . . . ~) . ~$ |
| DMS | Numeric functions | DMS (formula) | The inverse function of DEGR, which converts decimal numbers to hexadecimal numbers. Decimal number is converted to a value represented by $a b . c d e f g h ~ . . ., a b$ is in degrees, $c d$ is in minutes, ef.gh ... is in seconds. |
| CNT | Numeric functions | CNT | Gives the number of statistically processed data. |
| SUMX <br> SUMY <br> SUMX2 <br> SUMY2 <br> SUMXY | Numeric functions | SUMX SUMY SUMX2 SUMY2 SUMXY | Gives the sum of $X$ data. Gives the sum of $Y$ data. Gives the sum of squares of $X$ data. Gives the sum of squares of $Y$ data. Gives the product sum of $X$ data and $Y$ data. |
| MEANX MEANY | Numeric functions | MEANX MEANY | Give the average value of $X$ data. Give the average value of $Y$ data. |
| $\begin{aligned} & \text { SDX } \\ & \text { SDY } \end{aligned}$ | Numeric functions | $\begin{aligned} & \text { SDX } \\ & \text { SDY } \end{aligned}$ | Gives the sample standard deviation of the $X$ data. SDX $=$ SQR (MEANX2-MEANX ^ 2) Gives |


| SDXN SDYN |  | $\begin{aligned} & \text { SDXN } \\ & \text { SDYN } \end{aligned}$ | the sample standard deviation of $Y$ data. SDY = SQR <br> (MEANY2-MEANY ^ 2) Gives the <br> standard deviation of the X data. SDXN = SQR (CNT / (CNT- <br> 1)) * SDX Gives the <br> standard deviation of the $Y$ data. SDYN = SQR (CNT / (CNT- <br> 1)) * SDY |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { LRA } \\ \hline \text { LRB } \end{array}$ | Numeric functions | $\begin{array}{\|l\|l} \hline \text { LRA } \\ \text { LRB } \end{array}$ | Find the linear regression constant term. Find the linear regression coefficient. |
| COR | Numeric functions | COR | The correlation coefficient $(\gamma)$ is obtained based on the statistically processed data. |
| $\begin{aligned} & \text { EOX } \\ & \text { EOY } \end{aligned}$ | Numeric functions | EOX argument (formula) EOY argument (formula) | Based on the statistically processed data, an estimated value of $X$ for $Y$ is obtained. <br> Based on the statistically processed data, an estimated value of Y for X is obtained. |
| \& H | Hex prefix | \& H hexadecimal string | Converts the hexadecimal string following "\& H " to hexadecimal (signed 2 byte integer). \& HFF $=255$ |
| DMS\$ | Character functions | DMS \$ (Formula) | Converts a decimal number given as an expression into a character string in hexadecimal notation. <br> \| Formula | $<10^{\wedge} 5$, degree minute second display. |
| LEN | Character functions | LEN (character expression) | Returns the length of the string stored in the character expression. |
| MID\$ | Character functions | MID \$ (character expression, position [, number of characters]) where the position and number of characters are mathematical expressions | Returns a string starting at the specified position in the string of the character expression. When the number of characters is specified, the character string of the specified number of characters is returned from the start position. When the number of characters is omitted, the character string from the specified position to the end is returned. |
| CHR\$ | Character functions | CHR \$ (Formula) | Returns the character code character of the formula. 0 <= Formula < 256 |
| LEFT\$ | Character functions | LEFT \$ (character expression, number of characters) | Returns the character string for the specified number of characters from the left of the character string in the character expression. |
| RIGHT\$ | Character functions | RIGHT \$ (character expression, number of characters) | Returns the character string for the specified number of characters from the right of the character string in the character expression. |
| STR\$ | Character functions | STR \$ (Formula) | Returns the value of the formula converted to a string. |
| VAL | Character functions | VAL (character expression) | Returns a character expression that represents a number converted to a number. |
| HEX\$ | Character functions | HEX \$ (formula) | Returns the numeric value converted to a 4 -digit hexadecimal string. -32769 <Formula <65536 |
| ASC | Character functions | ASC (character expression) | Returns the character code of the first character of the character expression. |

Kapitel: II. BASIC - Referenz

| VALF | Character functions | VALF (character expression) | Returns the evaluation value of a mathematical expression expressed as a character expression. |
| :---: | :---: | :---: | :---: |
| EOF | Other functions | EOF (file number) | Indicates the end of reading the file. |
| ERL | Other functions | ERL | Returns the line number of the line where the error occurred. |
| ERR | Other functions | ERR | After an error occurs, an error code corresponding to the content is returned. |
| PEEK | Other functions | PEEK (address) | Returns the contents of the specified address. |
| DSKF | Other functions | DSKF | Returns the number of remaining clusters on the floppy disk. One cluster is 1 Kbyte. |
| TAB | Other functions | TAB (formula) | Display to the horizontal position specified by the formula or move the print position of the printer. |
| INPUT\$ | Other functions | INPUT \$ (formula [, file number]) | Reads and returns a string of the number of characters specified by the formula from the keyboard or the file with the opened file number. |
| INKEY\$ | Other functions | INKEY \$ | Returns one character of the key being pressed when this function INKEY \$ is executed. When not pressed, it stops execution like INPUT and does not wait for input, but returns null "". Refer to the key code table by INKEY (191DH) of FX-870P / VX-4 internal information for return value. |

## 2-8 BASIC Logical Operations, etc.

Logical operators are prepared. Can also be used in CAL mode.

Table 6. Logical Operators and Others

| Operator | Operation Type | Format | Function | Example of Use |
| :---: | :---: | :---: | :---: | :---: |
| NOT | logic | NOT $\boldsymbol{A}$ | Returns the bit inversion of A. The argument type is a signed 16 -bit integer (32768 to 32767 ; \& H8000 to \& H7FFF). | A = NOT 123: ${ }^{\prime}$ |
| AND | logic | $\boldsymbol{A}$ AND $\boldsymbol{B}$ | Returns the logical AND of A and B. The argument type is a signed 16 -bit integer (32768 to 32767 ; \& H8000 to \& H7FFF). | A = B AND C : |
| OR | logic | $\boldsymbol{A}$ OR B | Returns the logical OR of A and B. The argument type is a signed 16 -bit integer (32768 to 32767 ; \& H8000 to \& H7FFF). | $\begin{aligned} & \text { A = B OR \& } \\ & \text { H8000: ' } \end{aligned}$ |
| XOR | logic | $\boldsymbol{A}$ XOR B | Returns the XOR of A and B. The argument type is a signed 16 -bit integer (32768 to 32767 ; \& H8000 to \& H7FFF). | $\begin{aligned} & \text { A = B XOR \& } \\ & \text { H8000: ' } \end{aligned}$ |
| ¥ | Numeric | $\boldsymbol{A} ¥ \boldsymbol{B}$ | Returns the value obtained by rounding off the decimal part of the result of dividing $A$ and $B$ into integers. | $\begin{aligned} & A=16.1 ¥ 3.5 \text { : } \\ & \text { returns' } 5 \end{aligned}$ |
| MOD | Numeric | $\boldsymbol{A}$ MOD $\boldsymbol{B}$ | The remainder when A and B are converted to integers and then divided. | A = B MOD 3: ' |

## 2-9 Arithmetic Priority

The priority of calculation in BASIC and CAL mode is as follows.

| Table 7. Logical Operators |  |  |
| :---: | :---: | :---: |
| Priority | Operation Type | Symbol |
| 1 | brackets | () |
| 2 | function | SIN, COS, etc. |
| 3 | Power | $\wedge$ |
| 4 | Sign | +- |
| 5 | Multiplication and division | */ |
| 6 | Addition and subtraction | +- |
| 7 | Comparison operator | = <>> < > <= <<= =>> = |
| 8 | Logical operators | NOT AND OR XOR |

note:
(1) For non-functions, if the precedence is the same, the expression is computed from left to right. Unlike normal mathematical notation, it is also applied to the power ( $\wedge$ ). For example, $3^{\wedge} 3^{\wedge} 2=$ $\left(3^{\wedge} 3\right)^{\wedge} 2=729$.
(2) For complex functions, it is computed from right to left in the expression. For example, SIN $\operatorname{COS} 60=\operatorname{SIN}(\operatorname{COS}(60))$.
(3) Comparison operators cannot be used with BASIC manual commands.
(3) The priority between logical operators is (1)NOT, (2)AND, (3)OR, and XOR.

## 2-10 BASIC Error Messages

Table 8. FX-890P Error Messages

| Error code | Error message | Error Contents | Workaround |
| :---: | :---: | :---: | :---: |
| 1 | OM error | 1. Memory over or system overflow. <br> 2. A value that cannot secure memory was set in the CLEAR statement. | 1. Shorten the program. Consider the dimensions of the array. Consider the dimensions of the array. <br> 2. Consider the value in the CLEAR statement. <br> 3. If RAM is not expanded, expand it. |
| 2 | SN error | Incorrect command or statement format. | 1. Check the spelling of the instruction. <br> 2. Check the program input. |
| 3 | ST error | The character length exceeds 255 characters. | Limit the length of characters to 255 characters. |
| 4 | TC error | The formula is too complex. | Separate the expressions. |
| 5 | BV error | 1. I / O buffer overflowed. <br> 2. One line is 256 bytes or more. Or you entered more than 256 characters. | 1. Reduce the baud rate of RS-232C. <br> 2. Enter up to 255 characters per line. |
| 6 | NR error | 1. I / O is not ready for input / output. <br> 2. An attempt was made to access a file that was not opened. | 1. Check I / O connection and power supply. <br> 2. Set a floppy disk in the MD-120. <br> 3. Open the file correctly. |
| 7 | RW error | An error occurred during I / O device operation. | Check the I/ O device. |
| 8 | BF error | There is an error in the file name specification. | Check the file name. |
| 9 | BN error | There is an error in the file number specification. | Check the file number specification. |
| 10 | NF error | The specified file name cannot be found. | 1. Check the file name again. <br> 2. Check the file attributes. |
| 11 | LB error | There is no power supply for MD-110S. | 1. Replace the battery with a new one. <br> 2. Use an AC adapter. |
| 12 | FL error | 1. An attempt was made to write to a floppy disk when there was no space to write. <br> 2. One program file exceeds approximately 64 K bytes. <br> 3. The total size of the array exceeds 64K bytes. | 1. Delete unnecessary files with the KILL statement to increase the free space. <br> 2. Use a new formatted floppy disk. <br> 3. Reduce the size of one file. <br> 4. Reduce the size of the array. |
| 13 | OV error | The calculation result or entered numerical value exceeded the allowable range. | Consider the numbers that will be calculated. |
| 14 | MA error | 1. Mathematical errors such as division by zero. <br> 2. The function argument exceeds the calculation range. | Consider formulas and numerical values. |


| 15 | DD error | An attempt was made to double-define the same sequence. | 1. Do not use the same array. <br> 2. Once the array is cleared with the ERASE instruction, it is redefined. |
| :---: | :---: | :---: | :---: |
| 16 | BS error | The subscript or parameter exceeds the specified range. | 1. Consider subscript parameters. <br> 2. Increase the array. |
| 17 | FC error | 1. There is an error in the way functions and statements are called. <br> 2. An attempt was made to execute a statement that cannot be used in direct mode. Or vice versa. <br> 3. An attempt was made to execute a statement that cannot be executed in CAL mode. <br> 4. Tried to undefined array. | 1. Review argument values and statements. <br> 2. Check the grammar as some can only be used in program mode and direct mode. <br> 3. Check the sentence. <br> 4. Use after defining the array in the DIM statement. |
| 18 | UL error | 1. There is no line number specified by GOTO, GOSUB, etc. <br> 2. You entered a statement without entering a line number in BASIC EDIT mode. | 1. Check the line number. <br> 2. Be sure to include the line number. |
| 19 | TM error | 1. The variable type does not match in the right side, left side, or function argument of the expression. <br> 2. An attempt was made to read character data into a numeric variable with a READ statement. <br> 3. An attempt was made to read character data into a numeric variable with the INPUT \# statement. | Check the type of the right and left sides of the expression. |
| 20 | RE error | There is a RESUME statement even though control was not transferred to the error handling routine. | Consider where to use the RESUME statement. |
| 21 | PR error | 1. An invalid command or operation was performed when PASS was set. <br> 2. An attempt was made to write to a write-protected floppy disk. | 1. Cancel PASS. <br> 2. Release write protection and set to write mode. |
| 22 | DA error | A READ statement was executed when there was no data to read. | 1. Check the DATA statement. <br> 2. Check the READ statement. |
| 23 | FO error | 1. There is no FOR statement for the NEXT statement. <br> 2. CLEAR statement and ERASE statement are included in the FORNEXT loop. | 1. Check the combination of FOR and NEXT statements. <br> 2. Delete the CLEAR and ERASE statements in the loop. |
| 24 | NX error | There is no NEXT statement for the FOR statement. | Check the combination of NEXT and FOR statements |
| 25 | GS error | 1. GOSUB statement and RETURN statement do not correspond correctly. <br> 2. There is a CLEAR statement at the destination. | 1. Check the correspondence between GOSUB statement and RETURN statement. <br> 2. Delete the CLEAR statement at the jump destination. |


| 26 | FM error | The floppy disk is not formatted. Or the format is broken. | Always format a new floppy disk. |
| :---: | :---: | :---: | :---: |
| 28 | OP error | An attempt was made to reference a file that was not opened. Or tried to OPEN twice. | Be sure to execute the file after executing the OPEN statement. To OPEN a file that has already been opened, close it once. |
| 29 | AM error | An attempt was made to use an output command for an input open. Or vice versa. | Use input and output commands correctly. |
| 30 | FR error | The RS-232C port detected a framing error. | Check the RS-232C connection and data transfer method. |
| 31 | PO error | 1. The RS-232C port detected a parity error or overrun error. <br> 2. There was a defect in reading the cassette tape. | 1. Check the RS-232C connection and data transfer method. <br> 2. Reduce the transfer speed. <br> 3. Adjust the cassette tape volume. <br> 4. Invert the cassette tape phase setting. <br> 5. Clean the cassette tape head. |
| 32 | DF error | 1. An undefined command was sent to FDD. <br> 2. An error occurred in the drive device. | 1. Check the command for FDD. <br> 2. The contents of the floppy disk are not guaranteed. <br> If you still get this error after trying several times, contact CASIO. |

## 2-11 Character Code Table

## Table 9. Character Code Table

1.The actual shape of $\& \mathrm{H} 60$ is a mirrored version of the characters in the table.
2.The actual shape of $\& H 86$ is $8 \times 6$ dots, "AA55AA55AA55" Ichimatsu pattern.
3.The shape of the characters \& HEO and \& HE1 is slightly different.
4.Characters with pink background are special characters.
5.Other than special characters can be printed with FP-40 and FP-100.
6. The four characters \& HFC to \& HFF are user-defined characters, and the character pattern is defined by DEFCHR \$.

## Upper 4 bits



## Character Code Table

High-order digit $\rightarrow$


## III. Internal Information

## Table of Contents

This information is a summary of "FX-870P analysis details" (Kota-chan) published in the July 1991 issue of PJ .
Information related to machine language in the "FX-870P Analysis Details" is currently available at http://pb-prog.sakura.ne.jp/fx-870p.html .

- 1. Machine language related
- 1-1. Memory map
- 1-2. System area (BASIC)
- 1-3. ROM routine
- 1-4. Key matrix
- 1-5. Notes on creating machine language programs
- 2. BASIC related
- 2-1. Hidden BASIC instructions
- 2-2. BASIC program and (text) file storage format
- 2-3. Storage format of variable data
- A. Appendix
- A-1. PB-1000 memory map
- A-2. BCD floating point format and internal format
- B. BASIC program
- B-1. CHKPFAV4.BAS: Check program area and file area
- B-2. OUTWRKV4.BAS: Output variable storage status of work area to file
- B-3. CHKAV4.BAS: Numerical data of numerical variable A is displayed in binary (for BCD floating point format investigation).
- References


## 3-1 Machine Language Related

## Memory Map

FX-870P and VX-4 have 4 memory banks ( $64 \mathrm{~KB} \times 4$ ). The overall memory map is shown in FIG. The features are as follows.

1. Compared to the PB-1000 ( see A-1. ) With the same CPU as the FX-870P, it is an orderly layout with BANK0 to 3 assigned to ROM, RAM, ROM, and I / O, respectively. There are advantages such as easy to program.
2. All system programs (BASIC, C, CASL) are in the BANK0 ROM.
3. In the BANK1 RAM, 4 KB from 0000 H to 0 FFFH is not used by the system at all, and the VX4 has no memory.
4. The BANK2 ROM stores overseas characters and fonts, various messages, and training board programs.
5. BANK3 is used for $\mathrm{I} / \mathrm{O}$. Addresses 0 to 7 of the 30 -pin connector are assigned to 8000 H to 8007 H . By setting DEFSEG $=\mathrm{H} 1000$, the PEEK and POKE argument addresses can be input / output from 0 to 7 .

Of these, the first unused 4 KB of BANK1 is suitable for storing machine language programs.

|  |  |  | Memory | of F | -870P |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000H |  | 0000H |  | O000H |  | 0000H |  |
| OBFFH | Internal ROM | OFFFH | Unused RAM |  |  | 0017H | RS-232CI/ 0 |
| ${ }^{\text {OCOOH }}$ |  | 1000H | System Area |  |  | 0018H |  |
|  | System ROM | 1 CDOH |  |  | System ROM |  | Unused Area |
|  | BASIC |  |  |  |  |  |  |
|  | C <br> CASL | 7FFFH | RAM | $\begin{aligned} & 4 \mathrm{COBH} \\ & 4 \mathrm{C9CH} \end{aligned}$ |  |  | I / O for 30-pin Connector $\qquad$ 1 |
|  |  | 8000 ${ }^{\text {H }}$ |  |  |  | 8000 H |  |
|  |  |  | Unoccupied |  | Unused Area |  |  |
|  |  |  | Area for Optional RAM |  |  |  | Unused Area |
| FFFFH |  | FFFFH |  | FFFFH |  | FFF8H | Peripheral I/ 0 |
|  | Bank 0 |  | Bank 1 |  | Bank 2 |  | Bank 3 |

Table 1. BANK 3 ROM Details

| Start address <br> (Hexadecimal) | ROM Contents |
| :---: | :--- |
| 0000 H | Standard character font |
| 0540 H | Character font for overseas |
| 0 A 80 H | BASIC error message table |
| 0 EA 8 H | unused |
| 13 F 7 H | Data area for F.COM, CASL, FX, system message |
| 2739 H | unused |
| 27 D 4 H | Data area for ROM check program |
| 2 AD 9 H | unused |
| 2 E 1 EH | BASIC program for communication with 3 pins, etc. |
| 38 C 4 H | C language command table |
| 3 BCBH | unused |
| 4248 H | C error message table |
| 47 CFH | unknown |
| 4 C 9 CH | unused |
|  |  |

## System Area (BASIC)

BANK1 0000H to 0FFFH is not used. 1000 H to 1 CDOH are used as system areas as shown in Table 2.

- Label names that are basically the same as PB-1000 have the same name as the "PB-1000 Technical Handbook". Other than that, Kota-chan was named.
- For bit specification, the left side of / is 1 and the right side is 0 . In the case of true / false, 1 is true and 0 is false.
- Where "Unknown" is written, the part that could not be confirmed

Table 2. List of System Work Areas

| Data <br> classifica <br> tion | LABEL | ADDRESS <br> (Hexadecimal) | BYTE <br> number | Explanation |
| :--- | :--- | :--- | :--- | :--- |$|$| Intermediate code buffer |  |  |  |
| :--- | :--- | :--- | :--- |
|  | INTOP | 1000 |  |


|  |  |  |  | 1bit: 0 <br> 0bit: 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | CHATA | 1115 | 1 | For time counting of chattering |
|  | KEYCM <br> KEYIN | $\begin{aligned} & 1116 \\ & 1117 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{KO} \\ & \mathrm{KI} \end{aligned}$ |
|  | KYREP | $\begin{aligned} & 1119 \\ & 111 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | Key repeat count time unknown |
|  | KECNT | 111B | 22 | Key buffer <br> 1 byte: 00H pointer reference 2 bytes: buffer pointer 1 byte: 10H buffer length 2 bytes: buffer start address 16 bytes: buffer |
|  |  | 1131 | 1 | unknown |
| BASIC data 1 | ANGFL RNDFL | $\begin{aligned} & 1132 \\ & 1133 \\ & 1134 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}\right.$ | Angle mode (0: DEG, 1: RAD, 2: GRA) 0 : Round after computation (MODE10), 1 : No rounding after computation (MODE11) ... (Note 1) unknown |
| Screen | CSRDT EDTOP LEDTP | $\begin{aligned} & 1135 \\ & 113 \mathrm{~B} \\ & 123 \mathrm{C} \end{aligned}$ | $\begin{aligned} & 6 \\ & 257 \\ & 768 \\ & \hline \end{aligned}$ | Data buffer for blinking cursor Input buffer Display dot buffer |
|  | CGRAM | 153C | 24 | Display dot pattern for character code FCH to FFH |
| I / O data | RS1 | 1554 | 1 | 7,6,5bit: <br> (1 111 ) ... 75 baud (unconfirmed) <br> (110) ... 150 baud <br> (101) ... 300 baud <br> (100) ... 600 baud <br> (0 111 ) ... 1,200 baud <br> (0 10 ) ... 2,400 baud <br> (0 0 1) ... 4,800 baud <br> (0 000 ) ... 9,600 baud (use confirmation) <br> 4bit: Stop bit $1 / 2$ <br> 3bit: Data length (bit) 7/8 <br> 2bit: Parity ON / OFF <br> 1bit: Parity Odd / Even <br> 0bit: MT / RS-232C |
|  | RS2 | 1555 | 1 | 1bit: For input SO 0bit: For output XOFF |
|  | RS3 | 1556 | 1 | 7bit: NONE <br> 6bit: For input XOFF <br> 5bit: SO for output <br> 4bit: CD control specification <br> 3bit: DSR control designation |


|  |  |  |  | 2bit: CTS control designation 1bit: XON / XOFF specification 0bit: SI / SO control designation |
| :---: | :---: | :---: | :---: | :---: |
|  | RS4 | 1557 | 1 | 4bit: Framing 3bit: parity 2bit: Overrun 1bit: not Ready 0bit: Buffer |
|  | INTCK | 1558 | 1 | 01H • - Data reception |
|  | RXCNT | 1559 | 258 | RS-232C, MT reception buffer 1 byte: Number of receive buffers 1byte: Input pointer 256byte: Receive buffer |
|  |  | 165B | 1 | unknown |
|  | ACJMP | 165C | 2 | Jump destination address at BREAK |
| BASIC data 2 | WORK1 | 165E | 28 | WORK buffer |
|  |  | 167A | 4 | unused(?) |
|  | $\begin{aligned} & \text { VAR1 } \\ & \text { VAR2 } \\ & \text { VAR3 } \\ & \text { VAR4 } \end{aligned}$ | $\begin{aligned} & 167 \mathrm{E} \\ & 167 \mathrm{~F} \\ & 1680 \\ & 1681 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 2 \end{aligned}$ | Variable work Variable work Variable work Variable work |
|  | PASS | 1683 | 8 | Password storage area (entered as XOR255) |
|  | $\begin{aligned} & \text { CASPN } \\ & \text { CPN } \end{aligned}$ | $\begin{aligned} & \text { 168B } \\ & \text { 168C } \end{aligned}$ | $\begin{array}{\|l\|} 1 \\ 1 \end{array}$ | CASL program number C program number |
|  |  | $\begin{aligned} & \text { 168D } \\ & 168 \mathrm{E} \end{aligned}$ | $\begin{aligned} & 1 \\ & 41 \end{aligned}$ | unknown unknown |
|  | FCOMD <br> FCOM1 <br> FCOM2 | $\begin{aligned} & 1687 \\ & 1688 \\ & 1689 \end{aligned}$ | $1$ <br> 1 1 | F.COM device, (000000AB) B. $\mathrm{AB}=00 \cdots$ RS-232C <br> $\mathrm{AB}=01 \cdot \cdot \mathrm{DISK}$ <br> $\mathrm{AB}=10 \cdots \mathrm{MT}$ <br> F.COM P / F <br> F.COM number |
|  |  | 16BA | 5 | unknown |
|  | OPTCD SEGAD | $\begin{aligned} & 16 \mathrm{BF} \\ & 16 \mathrm{C} 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Option code Segment value |
|  |  | 16C2 | 1 | unknown |
|  | SETDA | 16C3 | 1 | With SET instruction data (00AB \#\#\#\#) B, E ... A = $1 / \mathrm{F} . . \mathrm{B}=1 /$ \#\#\#\# = Number of BCD digits |
|  | MODE1 | 16C4 | 1 | Impossible to confirm |
|  | MODE2 | 16C5 | 1 | In FX-870P / VX-4, it always seems to be 0 . |


|  | MODE3 | 16C6 | 1 | 01H: BASIC running (RUN) 02H: BASIC stopped (STOP) 00 H : Other |
| :---: | :---: | :---: | :---: | :---: |
|  | NOWFL NOWLN EXEDE | $\begin{aligned} & 16 \mathrm{C} 7 \\ & 16 \mathrm{C} 9 \\ & 16 \mathrm{CB} \\ & 16 \mathrm{CD} \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | Same as below <br> The address of the file currently in use Currently executing line number The address of the instruction currently being executed |
|  |  | 16 CF | 12 | unknown |
|  | DATPA CONTA ERRFL EJPDE ERRLN ERRDE ERRN EJPFG TRAFG INPER STAT OUTDV IOSTS PRSW PTABC RSFG RND <br> ANSAD <br> FDDBF | $\begin{aligned} & \text { 16DB } \\ & 16 \mathrm{DD} \\ & 16 \mathrm{DF} \\ & 16 \mathrm{E} 1 \\ & 16 \mathrm{E} 3 \\ & 16 \mathrm{E} 5 \\ & 16 \mathrm{E} 7 \\ & 16 \mathrm{E} 8 \\ & 16 \mathrm{E} 9 \\ & 16 \mathrm{EA} \\ & 16 \mathrm{~F} 1 \\ & 1739 \\ & 173 \mathrm{~A} \\ & 173 \mathrm{~B} \\ & 173 \mathrm{C} \\ & 173 \mathrm{D} \\ & 173 \mathrm{E} \\ & 1740 \\ & 1749 \\ & 174 \mathrm{~A} \\ & 1753 \\ & 1770 \\ & 1790 \\ & 1793 \end{aligned}$ | $\begin{array}{\|l} 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 1 \\ 1 \\ 1 \\ 2 \\ 72 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 9 \\ 1 \\ 9 \\ 29 \\ 35 \\ 3 \\ 258 \end{array}$ | DATA statement pointer <br> Pointer to resume execution at CONT <br> ON ERROR Valid file DIR address <br> ON ERROR Jump destination pointer <br> Error line number <br> Error statement statement address <br> Error number <br> 00 H : Normal processing / 01H: ON ERROR processing <br> 00H: TROFF / 01H: TRON <br> INPUT Error return address <br> Data for STAT <br> Output device (00: display, 02: printer, 04: <br> FCB) <br> IBIT ON reception open / OBIT ON transmission open <br> PRT ON / OFF (1/0) <br> Number of printer output characters unknown <br> RS-232C default value (DATA of RS1, RS3) <br> Random number data <br> unknown <br> ANS data <br> unknown <br> FILE work (?) <br> unknown <br> FDD buffer |
| Main data | IOBF <br> SSTOP <br> SBOT <br> FORSK <br> GOSSK <br> TONDT <br> DTTB <br> TOSDT <br> PTSDT <br> P0STT <br> P1STT <br> P2STT <br> P3STT | $\begin{aligned} & 1895 \\ & 1897 \\ & 1899 \\ & 189 \mathrm{~B} \\ & 189 \mathrm{D} \\ & 189 \mathrm{~F} \\ & 18 \mathrm{~A} 1 \\ & 18 \mathrm{~A} 3 \\ & 18 \mathrm{~A} 5 \\ & 18 \mathrm{~A} 7 \\ & 18 \mathrm{~A} 9 \\ & 18 \mathrm{AB} \\ & 18 \mathrm{AD} \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | Start address of I / O buffer <br> First address of character calculation work <br> Stack free area start address <br> FOR stack pointer <br> GOSUB stack pointer <br> Numeric conversion data <br> Variable table <br> Character variable data <br> Character data free area <br> P0 first address <br> P1 start address <br> P2 start address <br> P3 start address |


|  | P4STT <br> P5STT <br> P6STT <br> P7STT <br> P8STT <br> P9STT <br> F0STT <br> F1STT <br> F2STT <br> F3STT <br> F4STT <br> F5STT <br> F6STT <br> F7STT <br> F8STT <br> F9STT <br> MEMEN <br> DIREN <br> CALC <br> IOBUF | $\begin{aligned} & \text { 18AF } \\ & \text { 18B1 } \\ & 18 \mathrm{~B} 3 \\ & 18 \mathrm{~B} 5 \\ & 18 \mathrm{~B} 7 \\ & 18 \mathrm{~B} 9 \\ & 18 \mathrm{BB} \\ & 18 \mathrm{BD} \\ & 18 \mathrm{BF} \\ & 18 \mathrm{C} 1 \\ & 18 \mathrm{C} 3 \\ & 18 \mathrm{C} 5 \\ & 18 \mathrm{C} 7 \\ & 18 \mathrm{C} 9 \\ & 18 \mathrm{CB} \\ & 18 \mathrm{CD} \\ & 18 \mathrm{CF} \\ & 18 \mathrm{D} 1 \\ & 18 \mathrm{D} 3 \\ & 19 \mathrm{D} 5 \end{aligned}$ | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 258 258 | P4 start address <br> P5 start address <br> P6 start address <br> P7 start address <br> P8 start address <br> P9 first address <br> F0 start address <br> F1 start address <br> F2 start address <br> F3 start address <br> F4 start address <br> F5 start address <br> F6 start address <br> F7 start address <br> F8 start address <br> F9 start address <br> File / Free area start address <br> RAM end address <br> Calc buffer <br> I / O buffer for SAVE / LOAD |
| :---: | :---: | :---: | :---: | :---: |
| stack | SSPBT SSPTP USPBT USPTP | $\begin{aligned} & \text { 1AD7 } \\ & \text { 1BD7 } \\ & \text { 1BD7 } \\ & \text { 1CD0 } \end{aligned}$ | $\begin{array}{\|l} 256 \\ 0 \\ 249 \\ 0 \end{array}$ | System stack area <br> User stick area |

* (Note 1) Although it was written as MODED in "FX-870P Analysis Details", it was found to be data that determines the validity / invalidity of rounding after four arithmetic operations. The name of the equivalent system area data of the described FX-890P / Z-1 ROUNDFLG is now referred to as RNDFL in accordance with the nomenclature of FX-870P (PB-1000).


## ROM Routine

<BR> Table 3 shows the available BANK1 ROM routines that have been confirmed so far. The names of the same routines as in the "PB-1000 Technical Handbook" remain the same. How to call a ROM routine from a machine language program is explained in 1-5.

## Table 3. FX-870P ROM Routine List

| Label Name | Address | Function |
| :---: | :---: | :---: |
| NEXTC | $\begin{aligned} & \text { 0049H } \\ & (73) \end{aligned}$ | The search is started from the address specified by IZ, and if a code other than space $(20 \mathrm{H})$ is found, that code is placed in $\$ 0$. <br> [input] <br> IZ: Search start address <br> [output] <br> IZ: Address where the code at $\$ 0$ exists <br> \$ 0: first non-space code |
| ENDSC | $\begin{aligned} & 003 \mathrm{CH} \\ & (60) \end{aligned}$ | When NEXTC is executed and the value of $\$ 0$ is $0,1,2$, the flag register carry is turned ON (1) <br> [input] IZ: Search start address <br> [output] IZ: Address where the code at $\$ 0$ exists <br> \$ 0: first non-space code <br> FLG: Carry flag =1 @ $\$ 0=0,1,2$ |
| OKNMI | $\begin{aligned} & 002 \mathrm{BH} \\ & (43) \end{aligned}$ | When the value of $\$ 0$ is a number (ASCII code 30 H to 39 H ), the flag register carry is turned ON (1). <br> [input] \$ 0: code to check <br> [output] \$ 0: code <br> FLG: Carry flag = 1 @ $\$ 0=30 \mathrm{H}-39 \mathrm{H}$ |
| OKAMI | $\begin{aligned} & 00 \mathrm{ABH} \\ & (171) \end{aligned}$ | When the value of $\$ 0$ is an alphabetic capital letter (A to Z ), the flag register carry is turned ON (1). <br> [input] \$ 0: code to check <br> [output] \$0: code <br> FLG: Carry flag=1@\$0="A"-"Z" |
| FC07 | $\begin{aligned} & 00 \mathrm{E} 9 \mathrm{H} \\ & \text { (233) } \end{aligned}$ | The search starts from the address specified by IZ, and if a code other than space $(20 \mathrm{H})$ is found, $\$ 1(7$ is stored) and $\$ 2$ are compared against the 2 bytes of the code at the next address. As a result, if they match, the zero flag is turned ON (1). <br> [input] IZ: Search start address <br> \$ 2: Second code <br> [output] \$ 1:07H <br> \$ 2: Second code <br> FLG: Zero flag 1 @ match / 0 @ mismatch <br> IZ: Address of the first code found +2 @ $Z=1 /$ unchanged @ $Z=0$ <br> Register $\$ 0$ whose contents are destroyed <br> $\approx$ Routines of the same series <br> FC06 00EBH (235) \$ $1=06 \mathrm{H}$ <br> FC05 00EDH (237) \$ $1=05 \mathrm{H}$ <br> FC04 00EFH (239) \$ $1=04 \mathrm{H}$ |


|  |  | The rest is exactly the same as FC07. This routine is used to determine BASIC instructions. |
| :---: | :---: | :---: |
| SCF2F | $\begin{aligned} & \text { 00BBH } \\ & (187) \end{aligned}$ | After executing NEXTC, if the value of $\$ 0$ matches $\$ 1(=2 \mathrm{FH})$, the zero flag is turned ON (1). <br> [input] IZ: Search start address <br> [output] \$ 0 : first non-space code <br> \$ 1: 2FH <br> FLG: Zero Flag 1 @ (\$ 0)=(\$1)/0@(\$0)<>(\$1) <br> IZ: Address of the first code found +1 @ $\mathrm{Z}=1 /$ unchanged @ $\mathrm{Z}=0$ <br> $\approx$ Routines of the same series <br> SCF3A 00BDH (189) \$ $1=3 \mathrm{AH}$ <br> SCF22 00BFH (191) \$ $1=22 \mathrm{H}$ <br> SCF40 00C1H (193) \$ $1=40 \mathrm{H}$ <br> SCF2C 00C3H (195) \$ $1=2 \mathrm{CH}$ <br> SCF28 00C5H (197) \$ $1=28 \mathrm{H}$ <br> SCF29 00C7H (199) \$ $1=29 \mathrm{H}$ <br> SCF2D 00C9H (201) \$ $1=2 \mathrm{DH}$ <br> SCF3B 00CBH (203) \$ $1=3 \mathrm{BH}$ <br> SCF23 00CDH (205) \$ $1=23 \mathrm{H}$ <br> SCF2E 00CFH (207) \$ $1=2 \mathrm{EH}$ <br> SCFXX 00D1H (209) $\$ 1=$ value entered by myself immediately before <br> The rest is exactly the same as SCF27. |
| SCE3B | $\begin{aligned} & \text { 00D7H } \\ & (215) \end{aligned}$ | After executing NEXTC, if the value of $\$ 0$ matches $\$ 1(=3 \mathrm{BH})$, the zero flag is turned ON (1). If it doesn't match, it becomes SNerr. <br> [input] IZ: Search start address <br> [output] FLG: Zero Flag 1 @ (\$0)=(\$1)/0@(\$0)<>(\$1) <br> When $\mathrm{Z}=1$ <br> \$0: first non-space code <br> \$ 1:3BH (";") <br> IZ: First code address +1 <br> When $\mathrm{Z}=0$ <br> SNerr <br> $\approx$ Routines of the same series <br> SCE24 00D9H (217) \$ $1=24 \mathrm{H}$ <br> SCE2C 00DBH (219) \$ $1=2 \mathrm{CH}$ <br> SCE2D 00DDH (221) \$ $1=2 \mathrm{DH}$ <br> SCE29 00DFH (223) \$ $1=29 \mathrm{H}$ <br> SCE28 00E1H (225) \$ $1=28 \mathrm{H}$ <br> SCF3D 00E3H (227) \$ $1=3 \mathrm{DH}$ <br> SCEXX 00E5H (229) \$ $1=$ value entered by myself just before <br> The others are exactly the same as SCE3B. |
| TCAPS | $\begin{aligned} & 00 \mathrm{~B} 6 \mathrm{H} \\ & (182) \end{aligned}$ | Convert lowercase alphabetic codes in $\$ 0$ to uppercase alphabetic codes. No conversion is performed for non-alphabetic characters. <br> [input] \$ 0: lowercase alphabetic code <br> [output] \$0:Alphabet capital letter code |
| CHEXI | $\begin{aligned} & \text { 009DH } \\ & (157) \end{aligned}$ | If the code in $\$ 0$ is characters 0 to 9 , $A$ to $F$, a to $f(30 \mathrm{H}-3 \mathrm{H}, 41 \mathrm{H}-46 \mathrm{H}$, $61 \mathrm{H}-66 \mathrm{H}$ ), $\$ 0$ is converted to a numerical value $(00 \mathrm{H}-0 \mathrm{FH})$ as a |


|  |  | hexadecimal character . <br> [input] <br> \$ 0: Hexadecimal character code <br> [output] <br> \$ 0: Hexadecimal conversion value ( $00 \mathrm{H}-0 \mathrm{FH}$ ) |
| :---: | :---: | :---: |
| CLEME | $\begin{aligned} & 014 \mathrm{CH} \\ & (332) \end{aligned}$ | Clears the number of bytes specified by $\$ 2$ and $\$ 3$ to 0 from the specified saler address by $\$ 0$ and $\$ 1$. If $\$ 2$ and $\$ 3$ are 0 , do not execute. <br> [input] $\$ 0, \$ 1$ : Start address to clear <br> \$ 2, \$ 3: number of bytes to clear <br> [output] IZ: Cleared address + 1 <br> \$ 5 to \$ 13: All 0 <br> Registers whose contents are destroyed $\$ 0$ to $\$ 2, \$ 14$ |
| CLEDB | $\begin{aligned} & 9338 \mathrm{H} \\ & (37688) \end{aligned}$ | Clear the contents of EDTOP (113BH-123BH) and LEDTP (123CH153 BH ) of BANK1 to 0 and set each pointer to CLS. <br> [output] IX: Contents of EDCSR (1101H) <br> Contents of IZ: MOEDB (1105H) <br> Registers whose contents are destroyed \$ 0 to \$ 14 |
| DOTDS | $\begin{aligned} & 930 \mathrm{FH} \\ & (37647) \end{aligned}$ | Displays full screen according to the contents of DSPMD (1109H). Transfer the contents of 3 or 4 lines from LEDTP (123CH-153BH) + SCTOP (1102H) x 6 to the LCD. <br> [input] Depending on the contents of DSPMD (1109H), it is determined whether it is 3 or 4 lines. <br> [output] None <br> Registers whose contents are destroyed \$ 0 to \$ 15, IX |
| BRSTR | $\begin{aligned} & 297 \mathrm{AH} \\ & (10618) \end{aligned}$ | Put the contents of \$ 2 and $\$ 3$ into ACJMP (165CH, 165DH). <br> [input] \$ 2, \$ 3: data <br> [output] None <br> Register IX whose contents are destroyed |
| CRTKY | $\begin{aligned} & 23 \mathrm{C} 8 \mathrm{H} \\ & (9160) \end{aligned}$ | Contrast key execution KEY sample flow. The BREAK key jumps to the address specified by ACJMP ( $165 \mathrm{CH}, 165 \mathrm{DH}$ ). <br> [input] None <br> [output] \$ 0: Key code ( see Table 4 ) is entered. <br> Registers whose contents are destroyed \$ 1 to \$ 11, IX, IZ |
| KYCHK | $\begin{aligned} & 506 \mathrm{EH} \\ & (20590) \end{aligned}$ | Check the OFF , BREAK, and STOP keys. [input] None <br> [output] FLG: Zero flag = 1 @ STOP key <br> Registers whose contents are destroyed \$ 0 to \$ 4 |
| BKCK | $\begin{aligned} & 29 \mathrm{C} 5 \mathrm{H} \\ & (10693) \end{aligned}$ | Check OFF key and sample BREAK key. <br> [input] None <br> [output] None <br> Registers whose contents are destroyed \$ 0 to $\$ 4$ |
| OUTCR | $\begin{aligned} & \text { 2AE8H } \\ & (10984) \end{aligned}$ | Outputs 0DH and 0AH (CR, LF) to the device. <br> [input] The device depends on the contents of OUTDV (1739H). <br> [output] None <br> Registers whose contents are destroyed $\$ 0$ to $\$ 13, \$ 16$, IX |


| PROUT | $\begin{aligned} & 89 \mathrm{~A} 9 \mathrm{H} \\ & (35241) \end{aligned}$ | Output \$ 16 contents to the printer. If it is not connected to the printer, it will be NRerror. <br> [input] \$ 16: Data output to the printer <br> [output] None <br> Registers whose contents are destroyed $\$ 0$ to $\$ 6$, IX |
| :---: | :---: | :---: |
| DTBIN | $\begin{aligned} & \text { 1EE6H } \\ & (7910) \end{aligned}$ | The ASCII code existing at the address specified by IZ is converted to a numerical value as a decimal number. <br> - If the conversion result exceeds 65536 , an OV error will occur. <br> - Returns 0 if there are no numeric characters $(30 \mathrm{H}-39 \mathrm{H})$. <br> - If a code other than numeric characters $(30 \mathrm{H}-39 \mathrm{H})$ exists, it will end immediately. At this time, skip the space. <br> [input] IZ: Start address of the string to be converted to a number [output] IZ: Address where data other than "0"-"9" (30H-39H) exists \$ 17, \$ 18: Conversion result value Registers whose contents are destroyed $\$ 0$ to $\$ 3, \$ 16$ |
| BINMZ | $\begin{aligned} & \text { 0EFDH } \\ & (3837) \end{aligned}$ | Real type number $x$ in $\$ 10$ to $\$ 18$ is $-32769<x<65536$ <br> [input] \$ 10 to $\$ 18$ : Real number <br> [output] \$ 15, \$ 16: integer type number <br> Registers whose contents are destroyed \$ 10 to $\$ 14, \$ 17$ to $\$ 18, \mathrm{IX}</ \mathrm{x}<65536$ |
| BIN01 | $\begin{aligned} & \text { 0EC6H } \\ & (3782) \end{aligned}$ | If the real type number x in $\$ 10$ to $\$ 18$ is $0<=\mathrm{x}<256$, it is converted to an integer type number. If it is out of range, a BS error occurs. <br> [input] \$ 10 to \$ 18: Real number <br> [output] \$ 15, \$ 16: integer type number <br> Registers whose contents are destroyed \$ 10 to \$ 14, \$ 17 to \$ 18, IX |
| BIN11 | $\begin{aligned} & \text { OECEH } \\ & (3790) \end{aligned}$ | If the real type number x in $\$ 10$ to $\$ 18$ is $1<=\mathrm{x}<256$, it is converted to an integer type number. If it is out of range, a BS error occurs. <br> [input] \$ 10 to \$ 18: Real number <br> [output] \$ 15, \$ 16: integer type number <br> Registers whose contents are destroyed \$ 10 to \$ $14, \$ 17$ to $\$ 18$, IX |
| BIN02 | $\begin{aligned} & \text { 0EE2H } \\ & (3810) \end{aligned}$ | If the real type number x in $\$ 10$ to $\$ 18$ is $0<=\mathrm{x}<65536$, it is converted to an integer type number. If it is out of range, a BS error occurs. <br> [input] \$ 10 to \$ 18: Real number <br> [output] \$ 15, \$ 16: integer type number <br> Registers whose contents are destroyed \$ 10 to \$ 14, \$ 17 to \$ 18, IX |
| BIN12 | $\begin{aligned} & \text { OEE8H } \\ & (3816) \end{aligned}$ | If the real type number x in $\$ 10$ to $\$ 18$ is $1<=\mathrm{x}<65536$, it is converted to an integer type number. If it is out of range, a BS error occurs. <br> [input] \$ 10 to \$ 18: Real number <br> [output] \$ 15, \$ 16: integer type number <br> Registers whose contents are destroyed \$ 10 to \$ 14, \$ 17 to \$ 18, IX |
| SIKI | $\begin{aligned} & 1088 \mathrm{H} \\ & (4232) \end{aligned}$ | Execute an expression (which may be a character expression) and obtain the result. <br> - When the result is a numeric value, it is stored as a real number value in $\$$ 10 to \$ 18 . <br> - When the result is a character string, it is stored in the free area of RAM, the start address of the character string is stored in $\$ 15$ and $\$ 16$, and the character length is stored in \$ 17. <br> [input] IZ: RAM start address where the expression is stored. Reserved words (functions, etc.) in expressions must be converted to internal code. |


|  |  | [output] IZ: End of expression +1 address <br> - When the result is numeric <br> \$ 10 to \$ 18: Real number <br> FLG: Turn carry (OFF). <br> -When the result is a string <br> \$ 15, \$ 16: string start address <br> \$ 17: string length <br> FLG: Turns carry on (1). |
| :---: | :---: | :---: |
| EXPRW | $\begin{aligned} & 112 \mathrm{FH} \\ & (4399) \end{aligned}$ | Execute the mathematical formula and obtain the result. <br> [input] IZ: RAM start address where the expression is stored. Reserved words (functions, etc.) in expressions must be converted to internal code. [output] IZ: End of expression +1 address <br> \$ 10 to \$ 18: Real number |
| NISIN | $\begin{aligned} & \text { 0AFAH } \\ & (2810) \end{aligned}$ | The value of \$ 17 is the BCD number. Convert to binary. <br> [input] \$ 17: BCD number <br> [output] \$ 17: Binary conversion value <br> Register \$ 19 whose contents are destroyed |
| SIKI2 | $\begin{aligned} & \text { 11D2H } \\ & (4562) \end{aligned}$ | Execute a character expression and obtain the result. <br> [input] IZ: RAM start address where the expression is stored. Reserved words (functions, etc.) in expressions must be converted to internal code. [output] IZ: End of expression +1 address <br> \$ 15, \$ 16: string start address <br> \$ 17: string length |
| INKEY | $\begin{aligned} & \text { 191DH } \\ & \text { (6429) } \end{aligned}$ | INKEY \$ subroutine. <br> [input] None [output] \$ 15, \$ 16: Address where keyed data ( see Table 5 ) is stored \$ 17: 0 @ No key input / 1 @ Key input Registers whose contents are destroyed $\$ 0$ to $\$ 5, \$ 18$, IX |
| ?? Err | following | BASIC error occurred. After execution, waits for input in BASIC or CAL mode. <br> [input] None <br> [output] None <br> The error name and its address are as follows. <br> LBERR • . • 2B5EH (11102) (Note 1, 2) <br> OMERR • . . 2B6DH (11117) <br> SNERR • . • 2B70H (11120) <br> STERR •••2B74H (11124) <br> TCERR •••2B78H (11128) <br> BVERR ••• 2B7CH (11132) <br> NRERR • . • 2B80H (11136) <br> RWERR • . . • 2B84H (11140) <br> BFERR •••2B88H (11144) <br> BNERR •• 2 2B8CH (11148) <br> NFERR • . • 2B90H (11152) <br> FLERR • . . 2B94H (11156) <br> OVERR ••• 2B98H (11160) <br> MAERR • • . 2B9CH (11164) |


|  |  |  |
| :---: | :---: | :---: |
| BEEP | $\begin{aligned} & \text { 33B3H } \\ & \text { (13235) } \end{aligned}$ | BASIC BEEP sound is generated. <br> [input] None <br> [output] None <br> Registers whose contents are destroyed \$ 0 to \$ 3 |
| ENLST | $\begin{aligned} & \text { 508BH } \\ & (20619) \end{aligned}$ | The BASIC program stored in internal code is converted into ASCII code for one line from the address specified by IZ and stored in INTOP (1000H10FFH). <br> [input] IZ: Address where the line of the BASIC program to convert starts [output] IZ: Start address of next line or program end (0) Registers whose contents are destroyed $\$ 0$ to $\$ 16$, IX |
| RSOPN | $\begin{aligned} & 84 \mathrm{ECH} \\ & (34028) \end{aligned}$ | Open RS-232C hardware. <br> - Set baud rate <br> - Turn on DTR and RTS. <br> [input] \$ 00: Open mode = 01H @ Transmission / 02H @ Reception / 03H <br> @ Transmission / reception <br> \$ 11: Value entered in RS1 (1554H) <br> \$ 13: Value entered in RS3 (1556H) <br> If you do not set RS1 to RS4 of the work area before calling this routine, it will not operate normally. <br> [output] None <br> Registers whose contents are destroyed \$ 0 to \$ 6, IX |
| RSCLO | $\begin{aligned} & 8563 \mathrm{H} \\ & (34147) \end{aligned}$ | Performs RS-232C hardware close. <br> [input] None <br> [output] None <br> Registers whose contents are destroyed $\$ 0$ to $\$ 3$, IX |
| RSGET | $\begin{aligned} & 8590 \mathrm{H} \\ & (34192) \end{aligned}$ | Extract one character from the RS-232C receive buffer. When the buffer is empty, wait until data is received. <br> - If XON / XOFF is specified and XOFF is selected, one character is first |


|  |  | extracted from the buffer. When the remaining characters are 32 characters or less, XON is transmitted. <br> - When an error is detected, jump to each error. <br> [input] None <br> [output] \$ 0: Receive data <br> Registers whose contents are destroyed \$ 1 to \$4, IX |
| :---: | :---: | :---: |
| PRTRS | $\begin{aligned} & 85 \mathrm{FBH} \\ & (34299) \end{aligned}$ | Send \$ 16 data via RS-232C. <br> - If XON / XOFF is specified and XOFF is set, wait until it becomes XON. <br> - If SI / SO is specified, control it. <br> [input] \$ 16: Transmission data <br> [output] None <br> Registers whose contents are destroyed $\$ 0$ to $\$ 4$, IX |
| NTX | $\begin{aligned} & 865 \mathrm{CH} \\ & (34396) \end{aligned}$ | Send the contents of \$0 via RS-232C. <br> - Sends the contents of \$ 0 regardless of the XON / XOFF and SI / SO specifications. <br> [input] \$ 0: Transmission data Upper 2 bits of UA register $=11$ <br> [output] None |
| DOTMK | $\begin{aligned} & 977 \mathrm{FH} \\ & (38783) \end{aligned}$ | Create a dot pattern for the character in EDTOP (113BH-123BH) specified by $\$ 10, \$ 11$ in LEDTP ( $123 \mathrm{CH}-153 \mathrm{BH}$ ). <br> [input] \$ 10: Start cursor address <br> \$ 11: End cursor address <br> [output] None <br> Registers whose contents are destroyed \$ 0 to \$ 11, IX, IZ |

* 

(Note 1) Ayaka Toji, PJ February 1991, p.106, " ROM analysis of FX-870P ".
(Note 2) Errors not listed in the error message list in CASIO "VX-4 Operation Text", p.93. Short for "Low Battery"?

Table 4．Key Code Table by CRTKY（23C8H）
＊E on A0H is the $\pi$ button on the Numeric Keypad
BRK，STOP ，OFF ，ALL RESET，CASL，FX，C，MODE ，
CONTRAST $\uparrow \downarrow$ Keys are executed．CAPS ，Kana changes State．

|  |  | Upper 4 Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|  | 0 |  | F．TOP | SPC | 0 | （a） | P | ＇ | p | PRINT | $3 \sqrt{ }$ | E |  | 夕 | ミ | ENG | P0 |
|  | 1 | F．END | DEL | ！ | 1 | A | Q | a | q | $\underset{\mathrm{M}}{\mathrm{SYSTE}}$ | $\checkmark$ | $\mathrm{x}^{2}$ | P | 于 | 4 | TAB | P1 |
|  | 2 | L．TOP | INS | ＂ | 2 | B | R | b | r | CLEAR | hyp | $\mathrm{x}^{3}$ | 1 | ＂ | $x$ | MR | P2 |
|  | 3 |  |  | \＃ | 3 | C | S | c | S | CONT | SET |  | ウ | $\overline{\text { ¢ }}$ | モ | Min | P3 |
|  | 4 |  |  | \＄ | 4 | D | T | d | t | RENUM | FACT |  | I | ト | ヤ | M＋ | P4 |
|  | 5 | L．CAN |  | \％ | 5 | E | U | e | u | RUN | RAN \＃ |  | 才 | t | 1 | M－ | P5 |
|  | 6 | L．END |  | \＆ | 6 | F | V | f | v | EDIT | $\pi$ | 7 | 力 | ＝ | $\exists$ | IN | P6 |
|  | 7 |  |  | ＇ | 7 | G | W | g | w | $\log$ | $n \mathrm{Pr}$ | P | キ | 又 | $j$ | OUT | P7 |
|  | 8 | BS |  | （ | 8 | H | X | h | x | ln | nCr | 1 | ク | ネ | リ | CALC | P8 |
|  | 9 |  |  | ） | 9 | I | Y | 1 | y | $\mathrm{e}^{\mathrm{x}}$ | HEX \＄ | 万 | $ヶ$ | 1 | ル | ANS | P9 |
|  | A |  |  | ＊ | ： | J | Z | j | Z | $\sin$ | DEGR | I | コ | $\wedge$ | $\checkmark$ |  |  |
|  | B | HOME |  | ＋ | ； | K | ［ | k | \｛ | cos | DMS | 才 | \＃ | t | 口 |  |  |
|  | C | CLS | $\rightarrow$ | ， | ＜ | L | $¥$ | 1 | ｜ | tan | POL（ | ャ | シ | 7 | 7 |  |  |
|  | D | EXE | $\leftarrow$ | － | $=$ | M | ］ | m | \} | $\sin ^{-1}$ | REC（ | 1 | $\pi$ | $\wedge$ | ， |  |  |
|  | E |  | $\uparrow$ | ． | ＞ | N | $\wedge$ | n | $\sim$ | $\cos ^{-1}$ | \＆H | $\exists$ | セ | 木 | ＊ | $\begin{gathered} \text { MEM } \\ \mathrm{O} \end{gathered}$ |  |
|  | F |  | $\downarrow$ | 1 | ？ | O | － | o |  | $\tan ^{-1}$ | $10^{\text {x }}$ | ${ }^{\prime \prime}$ | リ | マ | － | LINE |  |

Table 5. Key Code Table by INKEY (191DH)

* When BRK is executed, processing is transferred to the address indicated by ACJMP .


1-4. Key matrix Table 6 shows the key matrix of FX-870P. To obtain a key, first assign the specified output value ( 7 if "6") to the IA register, and if the key is pressed, the corresponding bit in the KY register will be 1 ( If it is " 6 ", the 0 th bit becomes 1 . In other words, $\mathrm{KY}=0001 \mathrm{H}$ ).
Listing 1 shows a sample program that can read $\mathbf{2 , 4 , 6 , 8}$ and SPC simultaneously. If you call this program, $\$ 0$ returns the result as follows.

76543210 (bit)
000 SPC 8246

The bit where the key was pressed becomes 1 .

## Table 6. FX-870P Key Matrix Table

* $\mathbf{E}$ is the $\pi$ button on the numeric keypad

|  |  | IA Register Key Output Specification Value |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|  | 0 |  | Fx | 1 n | hyp | ( | 9 | 6 | 3 | E* |
|  | 1 |  | CASL | $\log$ | MR | M + | 8 | 5 | 2 | . |
|  | 2 |  | SHIFT | 7 | ENG | 4 | ANS | 1 | SPC | $\begin{gathered} 0 \\ \text { (zero) } \end{gathered}$ |
|  | 3 |  | $\rightarrow$ | INS | O | P | K | L | , | = |
|  | 4 |  | $\downarrow$ | $\leftarrow$ | U | I | H | J | N | M |
|  | 5 |  | CALC | $\uparrow$ | T | Y | F | G | V | B |
|  | 6 |  | IN | OUT | E | R | S | D | X | C |
|  | 7 | BRK | OFF | MEMO | Q | W | RESET | A | CAPS | Z |
|  | 14 |  | $\mathrm{X}^{2}$ | MODE | $\cos$ | $\tan$ | CLS | / | - | EXE |
|  | 15 |  | DEGR | $\checkmark$ | $\sin$ | ) | $\wedge$ | BS | * | + |

Listing 1. Simultaneous Key Input Subroutine

| ADRS | Code | Label |  | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| xx00 | 02601 F | KEY: | LD | \$ 0, \$ 31 | ; Clear result input register (\$31-0) |
| xx03 | 570008 |  | PST | IA, \& H08 | ; SPACE check |
| xx06 | 420104 |  | LD | \$ 1, \& H04 |  |
| xx09 | 77 2D xx |  | CAL | SCAN |  |
| xx 0 C | 570006 |  | PST | IA, \& H06 | ; 8 check |
| xx0F | 420102 |  | LD | \$ 1, \& H02 |  |
| xx12 | 77 2D xx |  | CAL | SCAN |  |
| xx15 | 570008 |  | PST | IA, \& H08 | ; 2 check |
| xx18 | 420102 |  | LD | \$ 1, \& H02 |  |
| xx1B | 77 2D xx |  | CAL | SCAN |  |
| xx1E | 570005 |  | PST | IA, \& H05 | ; 4 check |
| xx21 | 420104 |  | LD | \$ 1, \& H04 |  |
| xx24 | 77 2D xx |  | CAL | SCAN |  |
| xx27 | 570007 |  | PST | IA, \& H07 | ; 6 check |
| xx2A | 420101 |  | LD | \$ 1, \& H01 |  |
| xx2D | 1860 | SCAN: | BIU | \$ 0 | ; Bit up \$ 0 |
| xx 2 F | 9F 22 |  | GRE | KY, \$ 2 | ; Matrix key scan |
| xx31 | 0C 6201 |  | AN | \$ 2, \$ 1 | ; Clear key bits to check |
| xx34 | F0 |  | RTN | Z | ; Return if no key to check is pressed |
| xx35 | 0E 601 E |  | OR | \$ 0, \$ 30 | ; Set the least significant bit (\$30=1) |
| xx38 | F7 |  | RTN |  |  |

Note: Although the subroutine SCAN is as follows in the original, it is NG because the result is strange.

| ADRS | Code | Label |  | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| xx2D | 1860 | SCAN: | BIU | \$ 0 | ; Matrix can |
| xx2F | 9F 22 |  | GRE | KY, \$ 2 | ; Dummy input |
| xx31 | 9F 24 |  | GRE | KY, \$ 4 | ; This input |
| xx33 | 816204 |  | SBCW | \$ 2, \$ 4 | ; Key check |
| xx36 | B4 8A |  | JR | NZ, SCAN | ; Return if not pressed. $\rightarrow$ When you return, the result is strange because $\mathbf{\$ 0}$ is bit-up extra! |
| xx38 | 0C 6201 |  | AN | \$ 2, \$ 1 | ; Clear key bits to check |
| xx3B | F0 |  | RTN | Z | ; Return if no key to check is pressed |
| xx3C | 0E 601 E |  | OR | \$ 0, \$ 30 | ; Set the least significant bit ( $30=1$ ) |
| xx3F | F7 |  | RTN |  |  |

## 1-5. Notes on creating Machine Language Programs

The FX-870P / VX-4 uses an 8-bit CPU called Hitachi's HD61700. This CPU has the following registers (Figure 2). For details, refer to " 2-2. Register Configuration" in " HD61700 Cross Assembler ".

- Internal register
- \$ 0 to \$ 31 Main register
- IX, IY, IZ Index register
- SSP, USP Stack pointer
- PC Program counter
- SX, SY, SZ Specific index register
- Flag register (F)
- Z Zero flag
- C Carry flag
- LZ Lower digit flag
- UZ Upper digit flag
- SW Power switch state flag
- APO Auto Power Off State Flag
- Status register
- IE Interrupt enable register
- IA Interrupt selection \& KEY output register
- IB Interrupt control and memory bank range specification register
- UA Upper address specification register
- PE Port status specification register
- PD Port data register
- TM Timer data register
- KY Key input register

Registers of HD61700


Figure 2. HD61700 register configuration
Here, SX, SY, SZ, IB, and TM were unknown in "FX-870P Analysis Details". The user can freely use $\$ 0$ to $\$ 29$, index registers IX, IY, IZ and flag register F, and there are restrictions on the use of other registers. In particular, Casio's pocket computer is fixed at $\$ 30$ and $\$ 31, S X, S Y$, and SZ are fixed at 31,30 , and 0 , respectively, and can operate at high speed when $\$ 31, \$ 30$, and $\$ 0$ are specified as the
second operand, respectively. The ROM is coded so that Therefore, be careful not to change the contents of \$ $30(=1)$, \$ $31(=0)$, SX $(=31)$, SY (= 30), SZ (= 0). (note)

FX-870P and VX-4 can call their own machine language program with BASIC hidden instruction MODE110 (address), but it is not officially supported. Therefore, unlike PB-1000 and FX-890P / Z-1, FX-870P and VX-4 BASIC cannot secure the machine language area with the CLEAR instruction, so secure the machine language area as follows. There is a need to.

- Use less frequently used areas such as CALC (calc buffer), IOBUF (SAVE / LOAD I / O buffer), and CGRAM (user-defined character area) in the system area. However, a large free area cannot be secured, and there is always a risk of machine language data being destroyed.
- The first 4 KB of RAM area 0000 to 0 FFFH is unused on the system side, so it can be used for machine language with a certain size.
However, the unmodified VX-4, which is 32KB and not equivalent to FX-870P, cannot be used even if the additional memory RP- 33 is 40 KB .
- Ao's extended CLEAR instruction can secure the machine language area for the number of bytes specified from 1CD0H (from 6CD0H for VX-3 extended CLEAR). However, because the extended CLEAR machine language routine is placed in the CALC (calc buffer) in the system area, storing the formula with more than 32 characters with the IN key limits the extended CLEAR.
- If CLEAR-ZERO is used, the above extended CLEAR is relocated to addresses 0 to 123 , the same operation as the above extended CLEAR is possible, and the user program can be resident unless the contents of addresses 0 to 123 are destroyed. Become. However, as mentioned above , CLEAR-ZERO cannot be used with an unmodified VX-4 that is not 32 KB .

In this way, there are merits and demerits in securing the machine language area of FX-870 and VX-4. Even if a machine language is secured from 1 CD 0 H with extended CLEAR, if a C program is executed in $\mathbf{C}$ language mode, the information in the machine language area will be destroyed. Therefore, when returning from C language and executing machine language, it is necessary to reload machine language again. For the time being, CASL confirmed that the data in the machine language area was not destroyed after executing a simple program, but it is unknown whether it was completely destroyed.

When returning (ending) from a user-written machine language program to BASIC, processing must be transferred from BANK1 with the machine language program to BANK0 with the BASIC ROM. Therefore, bank switching is required at the end of the program, so be sure to add the following code at the end of the machine language program.

Listing 2. Exit code for machine language program

| ADRS | Code | Label | Mnemonic | Comment |
| :--- | :--- | :--- | :--- | :--- |
| xxxx | 566054 |  | PST UA, \& H54 | ; Switch to bank 0 |
| xxxx | F7 | RTN | ; RETURN |  |

Similarly, bank calls are required for FX-870P ROM calls from homebrew machine language programs. Listings 3 and 3-2 show machine language samples that make ROM calls. This ROM call is a well-known method for HD61700 ROM calls. First, enter the ROM routine address to be called into $\$ 17$ and $\$ 18$, call your own BSCLL, switch from here to BANK0 and jump. This program uses \$ 15 to $\$ 18$, but if you want to use these registers in a BIOS call, you need to change the registers accordingly.

Listing 3. Machine language sample for ROM calls

| ADRS | Code | Label |  | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | D1 11 0F 93 |  | LDW | \$ 17, \& H930F | ; DOTDS (full screen display) address |
| 0004 | 77 0B 00 |  | CAL | RMCLL | ; Execute ROM call |
| 0007 | 566054 |  | PST | UA, \& H54 | ; Specify to switch PC BANK to 0 |
| 000A | F7 |  | RTN |  | ; Back to BASIC |
| 000B | D1 0F 2353 | RMCLL: | LDW | \$ 15, \& H5323 | ; ROM call routine |
| 000F | A6 10 |  | PHSW | \$ 16 | ; \& H5323 is pushed into system stack |
| 0011 | 566054 |  | PST | UA, \& H54 | ; Specify to switch PC BANK to 0 |
| 0014 | DE 11 |  | JP | \$ 17 | ; BIOS call |

Listing 3-2. ROM call routine

| ADRS | Code | Label | Mnemonic |  | Comment |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 000B | D1 0F 2353 | RMCLL: | LDW | $\$ 15, \&$ H5323 | ; ROM call routine |
| 000 F | A6 10 |  | PHSW | $\$ 16$ | ; \& H5323 is pushed into system stack |
| 0011 | 566054 |  | PST | UA, \& H54 | ; Specify to switch PC BANK to 0 |
| 0014 | DE 11 |  | JP | $\$ 17$ | ; BIOS call |

* "JP \$ 17" (opcode DEH) has been described as "JP (\$ C5)" in "FX-870P Analysis Details" , but Piotr Piatek specified indirect memory address using the main register (\$ C5) By finding the jump instruction (opcode DFH), the unnaturalness of the notation can no longer be ignored, and now it has been changed to "JP \$ C5".

Ao's HD61 cross assembler supports "JP \$ C5" notation from Ver0.34, so it will malfunction when assembling the old notation source.
Therefore, if there is a "JP (\$ C5)" mnemonic, the source may be modified, so be careful.
Also, Ao taught me the equivalent of the ROM call routine prepared in the AI-1000 ROM that was introduced in Ref. (5), so it is shown in Listing 4 (Ref. (16) ). This method is characterized by the fact that the registers to be destroyed are fixed at $\$ 28$ and $\$ 29$, but the number of registers used is smaller than in list 3 , and the execution time is longer than in list 3 .

## Listing 4. Using the ROM call routine provided in FX-870P / VX-4 ROM

| ADRS | CODE | LABEL | MNE | MONIC | comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | D1 1C 0F 93 |  | LDW \$ 28, \& H930F ; |  | ; DOTDS (full screen display) address |
| 0004 | 77 0B 00 |  | CAL | RMCLL | ; Execute ROM call |
| 0007 | 566054 |  | PST | UA, \& H54 | ; Specify to switch PC BANK to 0 |
| 000A | F7 |  | RTN |  | ; Back to BASIC |
| 000B |  | RMCLL: |  |  | ; ROM call routine |
| 000B | 566054 |  | PST | UA, \& H54 | ; Specify to switch PC BANK to 0 |
| 000E | 372153 |  | JP | \& H5321 | ; |

Settings for \$ 30 and $\mathbf{\$ 3 1}$ in CASIO Pokécons PB-1000, FX-860P, FX-870P, VX-4, etc., $\mathrm{SZ}=0$ is assumed to be used as a fixed value, but the values of $\$ 30$ and $\$ 31$ are 1 and 0 as follows.

- The HD61700 does not have increment and decrement instructions, but these are operations that are frequently used by computers, so the benefits of high speed are significant. At this time, if 1 is put in the main register specified by the specific index register rather than adding constant 1 , high-speed operation is possible. In fact,
- $\mathrm{AD} \$ 2, \$ \mathrm{SX} \quad$ Indirect specification of $\$ 30(=1)$ by specific register. One byte code can be shorter than main register specification.
- $\quad \mathrm{AD} \$ 2, \$ 1$

Here, $\$ 1=1$

- $\quad \mathrm{AD} \$ 2,1$

Increment by immediate value 1

- Of these operations, only the top is 9 clocks and the rest is 12 clocks, which can be $25 \%$ faster.
- HD61700 index registers IX and IZ cannot be used alone, except for the exception of block transfer instructions, and can only be used in the form $\{\mathrm{IX} \mid \mathrm{IY}\} \pm$ A (specific index register specification, main register, 8 -bit direct value) If you want to perform IX +0 , you can use the register specified by the specific index register to increase the speed by 3 clocks as above. Therefore, it is useful to assign 0 to the main register specified by a specific index register.
- For the above reasons, assigning both 0 and 1 to the main register specified by the specific index register is effective for speeding up, but by setting $\$ 30=1$ and $\$ 31=0$, the register pair ( $\$ 31, \$ 30$ ) The increment / decrement speed can be increased even with 16 -bit arithmetic. Also, it is important to assign 0 to the main register.

LD \$ 2, \$ SY Indirect specification of \$ 31(=0) by specific register. One byte code can be shorter than main register specification.

- LD \$ 2, 0

Immediate value substitution of 0

- XR \$ 2, \$ 2

Own exclusive OR.

- Of these, only 9 clocks can be transferred by specifying the top specific index register, and the remaining 12 clocks, which can be accelerated by 3 clocks. However, speeding up the word transfer of 0

LDW $\$ 0, \$$ SY Indirect specification of $\$ 31(=0)$ by specific register. One byte code can be shorter than main register specification.

- Can only be loaded into (\$1,\$0) pairs, generally

XRW \$ 2, \$ $2 \quad$ Exclusive OR of yourself in the word.

- Seems to be the fastest exclusive OR (likely because I'm not familiar with HD61700 yet).

The HD61700 cross assembler has the optimization option turned on by default, and even if a specific register is not specified by the above-mentioned Casio Pokekon register setting premise, the specific register is automatically specified. Therefore, it is only necessary to remember that \$ $30=1, \$ 30=0$ and $\$ 30, \$ 31, \$ 0$ can be accelerated by specifying a specific index register.

## 3-2 BASIC Related

In "FX-870P Analysis Details", only the BASIC hidden instructions and the program storage format were explained. Later, Jun Amano's "BB variable storage format of PB-1000 / C" explained the variable storage method in PB-1000. This time, we will investigate the storage method of variables based on this, and also explain what was corrected in the above explanation.

## Hidden BASIC Instructions

## Two hidden instructions were found.

## (1) MODE command grammar is

MODE Argument 1 (argument 2) has different functions depending on the value of argument 1.
Mode10, 11: PJ Although unknown in the FX-870P analysis details of the July 1991 issue, rounding is performed after four arithmetic operations in MODE10, and rounding is not performed in MODE11.
Mode110: Call the machine language program in BANK1. Argument 2 is an address.
Mode200,201: FD sector READ, WRITE command. Argument 2 is (track, surface, sector), track is 0 79 , surface is $0-1$, sector is $1-8$. It is unknown which is READ.
(2) CALCJMP instruction This is the same as pressing the CALC key with an instruction without an argument, and executes the formula entered with the IN key. However, it can be executed only in CAL mode, and FCerror in BASIC mode.

## BASIC Program and (Text) File Storage Format

In the (text) file area file that can store P0 to F9 programs and C and CASL source files, the start addresses where the respective data are stored are stored in P0STT to F9STT of the system area. The end code of the program (BASIC) is 00 H and the end code of the file is 1 AH , both of which consume at least 1 byte and consume 20 bytes in total. In the VX- 4 manual, the user area is the total of 21 bytes subtracted from the file area, and it seems that the last 1 byte of memory is not consumed. The end-offile code 1 AH is well known as the end-of-file (EOF) code used by many operating systems.

In addition, the system automatically performs memory block transfer and changes in P1STT to MEMEN so that unnecessary data does not occur between files. However, P0STT is not changed unless the user makes a CLEAR statement, and the system side does not change it arbitrarily.

BASIC programs are stored in P0 to P9 in the program area, and the BASIC program method is exactly the same as PB-100. The BASIC sample program in Listing 5 is stored as shown in Table 7. Each line consists of the line length ( 1 byte), line number ( 2 bytes), space ( 1 byte), BASIC code (variable length), and line end code ( 1 byte). The line length is the total number of bytes from the line number to the line end code. If this is 0 , it indicates the end of the program. The line number is 2 bytes of little endian. Space is a space between the line number and the BASIC code, and is fixed with \& H20. A BASIC code is a character string in which a reserved word is converted to a 2-byte internal code with big endian. There are reserved words that have processing destinations and no processing destinations such as functions, and Tables 8 and 9 show the internal codes. The line end code is fixed at 0 .

## Listing 5. BASIC Sample Program

100 REM Sample
110 'Program
120 CLS
130 PRINT "Hello"
140 END

Table 7. Memory Contents of Listing 5

| $\begin{aligned} & \text { LEN } \\ & \text { 1byte } \end{aligned}$ | LNUM 2bytes | $\begin{gathered} \text { SPC } \\ \text { 1byte } \end{gathered}$ | Program Statement Variable Length |  |  |  |  |  |  |  | $\begin{aligned} & \text { EOL } \\ & \text { 1byte } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \mathrm{D} \\ & 13 \end{aligned}$ | $\begin{gathered} 6400 \\ 100 \end{gathered}$ | 20 | $\begin{gathered} 04 \text { A9 } \\ \text { REM } \end{gathered}$ | 20 | 53 S | 61 a | 6 D m | 70 $p$ | 6C | $\begin{gathered} 65 \\ \mathrm{e} \end{gathered}$ | 00 |
| $\begin{aligned} & \text { 0D } \\ & 13 \end{aligned}$ | $\begin{gathered} 6 \mathrm{E} 00 \\ 110 \end{gathered}$ | 20 | $02 \quad 20$ | $\begin{gathered} 50 \\ \mathrm{P} \end{gathered}$ | 72 r | 6F | 67 g | 72 r | 61 $a$ | $\begin{gathered} \text { 6D } \\ \mathrm{m} \end{gathered}$ | 00 |
| $\begin{gathered} 06 \\ 6 \end{gathered}$ | $\begin{gathered} 7800 \\ 120 \end{gathered}$ | 20 | $\begin{gathered} 0471 \\ \text { CLS } \end{gathered}$ |  |  |  |  |  |  |  | 00 |
| $\begin{aligned} & \text { 0D } \\ & 13 \end{aligned}$ | $\begin{gathered} 8200 \\ 130 \end{gathered}$ | 20 | 04 A3 <br> PRINT | twenty two " | 48 | 65 | $\begin{array}{\|c} 6 \mathrm{C} \\ 1 \end{array}$ | 6C | 6F | twenty two | 00 |
| $\begin{gathered} 06 \\ 6 \end{gathered}$ | $\begin{gathered} 8 \mathrm{C} 00 \\ 140 \end{gathered}$ | 20 | $\begin{aligned} & 0487 \\ & \text { END } \end{aligned}$ |  |  |  |  |  |  |  | 00 |
| $\begin{gathered} 00 \\ 0 \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |


| Table 8. Internal Code with Processing Destination Address |  |  |
| :---: | :---: | :---: |
| CODE | BASIC <br> Command | Processing <br> Destination |
| 0449H | GOTO | 368AH |
| 044AH | GOSUB | 3620H |
| 044BH | RETURN | 3663H |
| 044CH | RESUME | 3ACBH |
| 044DH | RESTORE | 42EBH |
| 044EH | WRITE \# | 5517H |
| 0450H | CONT | 35 ADH |
| 0452H | SYSTEM | 51BAH |
| 0453H | PASS | 525CH |
| 0455H | DELETE | 3 CDDH |
| 0457H | LIST | 3D26H |
| 0458H | LLIST | 3D21H |
| 0459H | LOAD | 4753H |
| 045AH | MERGE | 474BH |
| 045CH | RENUM | 43DAH |
| 045DH | TRON | 3617H |
| 045FH | TROFF | 3614H |
| 0460H | VERIFY | 474FH |
| 0463H | POKE | 3A23H |
| 0469H | CHAIN | 4762H |
| 046AH | CLEAR | 53A8H |
| 046BH | NEW | 4594H |
| 046CH | SAVE | 4736H |
| 046DH | RUN | 352 CH |
| 046EH | ANGLE | 3929H |
| 046FH | EDIT | 58B8H |
| 0470H | BEEP | 43 C 7 H |
| 0471H | CLS | 2ADFH |
| 0472H | CLOSE | 46B0H |


| 0476H | DEF | 397DH |
| :---: | :---: | :---: |
| 0478H | DEFSEG | 3 A 3 AH |
| 047CH | DIM | 3A4AH |
| 0480H | DATA | 0B9BH |
| 0481H | FOR | 36F9H |
| 0482H | NEXT | 383BH |
| 0485H | ERASE | 3A81H |
| 0486H | ERROR | 2BA8H |
| 0487H | END | 3520H |
| 048BH | FORMAT | 7F0FH |
| 048DH | IF | 38BBH |
| 048EH | KILL | 7F1EH |
| 048FH | LET | 2EA2H |
| 0490H | LINE | 3E26H |
| 0491H | LOCATE | 39FAH |
| 0496H | NAME | 7F35H |
| 0497H | OPEN | 45DFH |
| 0499H | OUT | 2BA8 |
| 049AH | ON | 3B71H |
| 049FH | CALCJMP | 542 CH |
| 04A3H | PRINT | 3EF1H |
| 04A4H | LPRINT | 3EECH |
| 04A5H | PUT | 2BA8H |
| 04A8H | READ | 42A0H |
| 04A9H | REM | 0B9BH |
| 04ACH | SET | 532 AH |
| 04ADH | STAT | 4322H |
| 04AEH | STOP | 3500 H |
| 04B0H | MODE | 52A2H |
| 04B2H | VAR | 3BEBH |
| 04B5H | FILES | 7F87H |


| Table 9. Internal Code without <br> Processing |  |
| :--- | :--- |
| Cestination |  |


| 0572H | HYPCOS |
| :---: | :---: |
| 0573H | HYPTAN |
| 0574H | HYPASN |
| 0575H | HYPACS |
| 0576H | HYPATN |
| 0577H | LN |
| 0578H | LOG |
| 0579H | EXP |
| 057AH | SQR |
| 057BH | ABS |
| 057CH | SGN |
| 057DH | INT |
| 057EH | FIX |
| 057FH | FRAC |
| 0581H | DEGR |
| 0582H | DMS |
| 0586H | PEEK |
| 058AH | EOF |
| 058DH | FRE |
| 0590H | ROUND |
| 0592H | VALF |
| 0593H | RAN\# |
| 0594H | ASC |
| 0595H | LEN |
| 0596H | VAL |
| 059BH | HYP |
| 059CH | DEG |
| 05A7H | REC |
| 05A8H | POL |
| 05AAH | NPR |
| 05ABH | NCR |
| 05ACH | HYP |
| 0697H | DMS\$ |


| 069BH | INPUT |
| :---: | :---: |
| 069CH | MID\$ |
| 069DH | RIGHT\$ |
| 069EH | LEFT\$ |
| 06A0H | CHR\$ |
| 06A1H | STR\$ |
| 06A3H | HEX\$ |
| 06A8H | INKEY\$ |
| 0747H | THEN |
| 0748H | ELSE |
| 07B6H | TAB |
| 07BBH | ALL |
| 07BCH | AS |
| 07BDH | APPEND |
| 07C0H | STEP |
| 07C1H | TO |
| 07C2H | USING |
| 07C3H | NOT |
| 07C4H | AND |
| 07C5H | OR |
| 07C6H | XOR |
| 07C7H | MOD |

F0 to F9 in the file area are general-purpose files that can be used as input and output destinations for C and CASL source files and BASIC. The data storage format is exactly the same as a general OS such as MS-DOS. For example, the file in Listing 6 is stored in memory as shown in Table 10. The line feed code is ODH, 0 AH , and the end-of-file code is 1 AH , which is exactly the same as MS-DOS. The list of
programs B-1. CHKPFAV4.BAS for checking programs and file areas is shown, so you can use this to check the contents of this section yourself.

| Listing 6. Sample file | Table 10. Memory storage format in Listing 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HELLO, WORLD! | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 48 | 45 | 4C | 4C | 4 F O | 2 C | W | 4 F <br> O | 52 R | 4C | 44 D | 21 $!$ | CR | $\begin{array}{\|l} \text { 0A } \\ \text { LF } \end{array}$ | $\begin{gathered} \text { 1A } \\ \text { EOF } \end{gathered}$ |

## Storage Format of Variable Data

When variables are used in program execution, CAL mode, etc., numerical variables and character variables that have not been registered in the variable table, that is, for the first time, are automatically registered and instantiated by the BASIC system. Also, array variables cannot be instantiated automatically by the BASIC system, and the user must intentionally declare and instantiate them with a DIM statement (probably to prevent unnecessary memory consumption). Figure 3 shows the situation of materialization and storage in the BASIC work area as described above.

FX－870Pの RAM メモリーマップ


Figure 3．FX－870P／VX－4 RAM Memory Map（BASIC）
In Figure 3，the three numbers at the top of the RAM written in blue are fixed values．IOBF，TOSDT， POSTT，and DIREN written in red are values that can be set by the user，and BASIC cannot be changed by themselves．1CD0H to（IOBF－1）is a machine language area，and IOBF cannot normally be changed，and 1 CD 0 H and the machine language area is 0 bytes．However，the machine language area can be secured by changing with extended CLEAR ．POSTT and TOSDTT can be set with the BASIC CLEAR statement，（POSTT－IOBF）is the work area size，（P0STT－TOSDT）is the variable area size，and is actually the area where character variables and array character variables are stored．． DIREN is the final RAM address of FX－870P／VX－4 and is not normally changed．Usually 1 byte，but if you make a few bytes free by changing DIREN，you can use it to store high scores of the game．The machine language area is destroyed when a $C$ program is executed in $C$ language mode，but the data in the area after DIREN seems to be immune to destruction．

At this time，the BASIC system uses the I／O buffer from the IOBF and the memory for the character operation stack，and uses the memory from the TOSDT as the variable table，numeric variable／array numeric variable data area，GOSUB stack，and FOR stack in the reverse address direction．．Finally，it is used as a data area for character variables and array character variables in the address forward direction from TOSDT．
Jun Amano has already explained the basics of variable storage format（ Ref．（13））．）．This time，in order to complete the information of the variable storage format，the analysis result using the program B－2．OUTWRKV4．BAS that outputs the variable storage status of the work area to a file is described．

Tables 11 to 13 show the results of analyzing the storage format of the materialized variables by this program．
The variable table is searched in the forward direction from the address stored in the DTTB．Data
addresses are (DTTB) to (TOSDT) -1. The data format of the variable table is variable attribute (1 byte), number of characters of variable name (1 byte), variable name (variable length), pointer to actually store data ( 2 bytes). (Number of characters of variable currently being searched) +4 should be added to (address of variable attribute currently being searched). In addition, the variables are searched in the reverse order of the materialized variables, and the last materialized variable is first hit in the search. There are four types of variable attributes: character variables, numeric variables, array character variables, and array numeric variables, which are $20 \mathrm{H}, 28 \mathrm{H}, \mathrm{A} 0 \mathrm{H}$, and A 8 H , respectively. Therefore, four variable types can exist simultaneously with the same variable names as A \$, A, A \$ (), and A ().

The numeric data area is an area with addresses (TONDT) to (DTTB) -1 , and stores data for numeric variables and array variables. Basically numeric data is packed and little endian encoded BCD floating point formatHowever, in the case of an array variable, the pointer of the variable table points to the declaration information of the array numeric variable. The first byte is the dimension of the array variable, and the maximum value of each subscript is arranged for each array dimension by 2 bytes. Multidimensional array variables of two or more dimensions must be managed with a one-dimensional

$$
\begin{gathered}
\sum_{\mathrm{j}=1}^{\mathrm{N}} \mathrm{I}_{\mathrm{j}} \cdot \prod_{\mathrm{k}=0}^{\mathrm{j}-1} \mathrm{M}_{\mathrm{k}}=\mathrm{I}_{\mathrm{N}} \cdot\left(\mathrm{M}_{\mathrm{N}-1}+1\right) \cdot\left(\mathrm{M}_{\mathrm{N}-2}+1\right) \cdots\left(\mathrm{M}_{1}+1\right) \\
+\mathrm{I}_{\mathrm{N}-1} \cdot\left(\mathrm{M}_{\mathrm{N}-2}+1\right) \cdots\left(\mathrm{M}_{1}+1\right) \\
\cdots \cdots \cdots \cdots \cdots
\end{gathered}
$$

subscript inside the BASIC system, but they are unified so that the rightmost subscript is inside the loop. That is, if DIM A $\left(\mathrm{M}_{\mathrm{N}}, \mathrm{M}_{\mathrm{N}-1}, \ldots, \mathrm{M}_{1}\right)$ is declared, one of the array numeric variables written as $A\left(I_{n}, I_{n-1}, \ldots, I_{1}\right)$ You can think of the subscripts of the elements as being unified in the expression inside. In addition, for array numeric variables, there is basically no memory size change after securing the data storage area as declared in the DIM part in the numeric data area (initial value 0 ), so BASIC system management is a character array variable. It is easier compared to

The character variable data area is an address area from (TOSDT) to (PTSDT) -1 , and stores data for character variables and array character variables. In the case of a character variable, the first byte pointed to by the variable table pointer is the number of characters in the data stored in the variable, and character string data of that number of characters is stored subsequently. In the case of an array character variable, the declaration information of the array numeric variable is contained in the same manner as the array numeric variable. However, the one-dimensionalization inside a multidimensional array is the same as a numeric array variable, but each numeric data is 8 bytes, but the character variable is variable, so the internal one-dimensional subscript is searched from 0 . The target index must be reached, and access is less efficient than array numeric variables. In addition, substitution and deletion of character data (substitution of "") does not leave unnecessary data in the character variable data area, and the BASIC system automatically manages memory. In other words, when the data of a character variable or array character variable is changed and the size of the character variable data area needs to be changed, it is materialized after that variable (in the case of an array variable, the onedimensional subscript is larger Subscript) data is shifted by the necessary amount, and the variable table pointer is also shifted by the shift amount. Therefore, the load of the BASIC system due to the substitution of the character variable is smaller for the character variable (character array variable) that is materialized last.

Also, instead of clearing the work area contents with CLEAR, only the pointers are changed. Variable initialization is performed when a variable is registered in the variable table.

The above analysis results are summarized as follows.
Table 14 shows the memory usage of variables.

Table 14. Variable Memory Usage

| Variable type | Variable Table Usage (byte) | Data Storage Destination | Data storage size (byte) |
| :---: | :---: | :---: | :---: |
| Numeric variable | (Number of characters in variable name) +4 | Numerical data area | 8 |
| Array numeric variables |  |  | $1+$ (number of dimensions) $\times 2+$ (number of array elements) x 8 |
| Character variable |  | Character variable data area | (Number of characters in the assigned string) +1 |
| Array numeric variables |  |  | $1+$ (number of dimensions) x $2+$ (number of array elements) + (number of characters in the string assigned to all array elements) |

In addition, the following precautions are effective for speeding up BASIC.

- The registration order of the variable table and the search order of the variable table are reversed, and the search time is shorter for the variables registered in the variable table later. Therefore, it is effective for speed-up to start using frequently used variables as much as possible.
- When it is necessary to change the size of the character variable data area by changing the data of a character variable or array character variable, the data is materialized after that variable (in the case of an array variable, it is a large subscript with a one-dimensional internal subscript). Must be shifted as much as necessary, and the variable table pointer must also be shifted by the shift, which places a heavy load on the BASIC system. Therefore, using frequently used character variables and character array variables as soon as possible is especially effective for speeding up BASIC programs.

Table 11. Variable Table (DTTB) analysis Results

| Address (Hexadecimal) | Variable Table Data |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Attribute 1byte | Word Count 1byte |  | $\begin{aligned} & \text { ariab } \\ & \text { riab } \end{aligned}$ | Name ength |  | Pointer <br> 2 Bytes |
| 3A8A | 20 | 01 | 53 |  |  | EF | 3A |
|  | Ch | 01 | S |  |  |  | 3AEF |
| 3A8F | 28 | 03 | 53 | 54 | 30 | ED | 39 |
|  | Nu | 03 | S | T | 0 |  | 39ED |
| $3 \mathrm{A96}$ | 28 | 02 | 4E | 58 |  | F5 | 39 |
|  | Nu | 02 | N | X |  |  | 39F5 |
| 3A9C | 28 | 02 | 53 | 54 |  | FD | 39 |
|  | Nu | 02 | S | T |  |  | 39FD |
| 3AA2 | 28 | 02 | 41 | 44 |  | 05 | 3A |
|  | Nu | 02 | A | D |  |  | 3A05 |
| 3AA8 | 20 | 01 | 46 |  |  | ED | 3A |
|  | Ch | 01 | F |  |  |  | 3AED |
| 3AAD | 28 | 01 | 4A |  |  | 0D | 3A |
|  | Nu | 01 | J |  |  |  | 3A0D |
| 3AB2 | 28 | 01 | 49 |  |  | 15 | 3A |
|  | Nu | 01 | I |  |  |  | 3A15 |
| 3AB7 | A0 | 03 | 51 | 57 | 45 | D6 | 3A |
|  | AC | 03 | Q | W | E |  | 3AD6 |
| 3ABE | A8 | 03 | 50 | 4F | 49 | 1D | 3A |
|  | AN | 03 | P | O | I |  | 3A1D |
| 3AC5 | 20 | 02 | 42 | 43 |  | D0 | 3A |
|  | Ch | 02 | B | C |  |  | 3AD0 |
| 3ACB | 28 | 01 | 41 |  |  | 82 | 3A |
|  | Nu | 01 | A |  |  |  | 3A82 |

Table 12. Numerical Data Area (TONDT) Analysis Results

Variable Table Data
Remarks


Kapitel: III. Internal Information

|  |  |  |  |  | -8E |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3A6A | 00 | 00 | 00 | 00 | 00 | 00 | 09 | 66 | POI $(2,1)$ value |
|  | -9E60 |  |  |  |  |  |  |  |  |
| 3 A 72 | 00 | 00 | 00 | 00 | 00 | 00 | 11 | 66 | POI $(2,2)$ value |
|  | -1E61 |  |  |  |  |  |  |  |  |
| 3A7A | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | POI $(2,3)$ value |
|  | 0 |  |  |  |  |  |  |  |  |
| $3 \mathrm{A82}$ | 20 | 01 | 89 | 67 | 45 | twenty three | 01 | Ten | A value |
|  | 1.234567890120 |  |  |  |  |  |  |  |  |

Table 13. Character Variable Data (TOSDT) Analysis Results

| Address (Hexadecimal) | TOSDT Data |  |  |  |  |  |  |  |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3AD0 | 05 | 43 | 41 | 53 | 49 | 4F |  |  |  | BC \$ value. The first byte is the number of characters. |
|  | 5 | "CASIO" |  |  |  |  |  |  |  |  |
| 3AD6 | 01 | 0500 |  |  |  |  |  |  |  | Information declared in DIM statement DIM QWE (5) of array character variable QWE \$ (). <br> The first byte is the dimension. Defines the maximum subscript value by 2 bytes. |
|  | 1 | Five |  |  |  |  |  |  |  |  |
| 3AD9 | 00 |  |  |  |  |  |  |  |  | QWE \$ (0) value |
|  | "" (no data; null) |  |  |  |  |  |  |  |  |  |
| 3ADA | 06 |  | 4F | 43 | 4B | 45 | 54 |  |  | The value of QWE \$ (1). |
|  | 6 | "POCKET" |  |  |  |  |  |  |  |  |
| 3AE1 | 00 |  |  |  |  |  |  |  |  | QWE \$ (2) value |
|  | "" (no data; null) |  |  |  |  |  |  |  |  |  |
| 3AE2 | 08 | 43 | 4F | 4D | 50 | 55 | 54 | 45 | 52 | The value of QWE \$ (3). |
|  | 8 | "COMPUTER" |  |  |  |  |  |  |  |  |
| 3AEB | 00 |  |  |  |  |  |  |  |  | QWE \$ (4) value |
|  | "" (no data; null) |  |  |  |  |  |  |  |  |  |
| 3AEC | 00 |  |  |  |  |  |  |  |  | QWE \$ (5) value |
|  | "" (no data; null) |  |  |  |  |  |  |  |  |  |
| 3AED | 01 | 30 |  |  |  |  |  |  |  | F \$ value |
|  | 1 | "0" |  |  |  |  |  |  |  |  |
| 3AEF | 00 |  |  |  |  |  |  |  |  | The value of S \$ (4) |
|  | "" (no data; null) |  |  |  |  |  |  |  |  |  |

PS
I would like to thank Jun Amano because I could not understand the variable storage format so far without the website of Jun Amano.

## 3-3 Appendix

## A-1. PB-1000 Memory Map



Figure A1. PB-1000 Memory Map

A memory map of Casio PB-1000 is shown in Figure A1 (Reference (11) ). By switching the bank of the address space from 8000 H to FFFFH, the BANK 0 system ROM and the BANK 1 RAM (extension RAM) are accessed. In addition, 0000 H to 7 FFFH are designed so that only BANK 1 can be accessed even if another bank is specified, and addresses 0000 H to 7 FFFH of BANK 1 to 3 cannot be accessed.

## A-2. BCD floating point format and internal format

Casio's pocket computers, except for some logical operations, perform numerical calculations using BCD floating-point data, and all numerical variables and array numerical variables are stored as BCD floating-point data. PB-1000's BCD floating-point format and internal storage format are described by Polish Piotor Piatek ( Ref. (14) ). However, there are places where explanation is insufficient and there are places where it is difficult to understand.
First, to conclude, the data storage format for numeric data is

1. Casio's BCD floating-point data format,
2. Little endian encoding,
3. Packed Little endian (Packed little endian encoding)

It is easier to understand if you understand in the order


Figure A2．BCD floating－point data format（Casio）

In FX－870P／VX－4，the basic format of numeric data is a normalized decimal exponent with a signed mantissa part of $\mathbf{1 3}$ digits and a signed exponent part of $\mathbf{2}$ digits．

That，（msgn）（m0）．（M1）（m＠2）$\cdots(\mathrm{m} 11)(\mathrm{m} 12) \times 10^{\text {（Esgn）（E1）（E0）}}$
It is expressed．Here，（msgn）and（esgn）are the sign of the mantissa part and the exponent part （Exponetial part），respectively，and are + or－．Others are numbers from 0 to 9 ，the exponent part is 2 digits，and the mantissa part is normalized，so it is $1.000,000,000,000$ to $9.999,999,999,999$ ．By following this rule，you can make a number such as
$+1.123456789012 \times 10^{-25}$
In addition， 0 is expressed by setting all 0 s to 0 ．
This number is expressed in BCD（Binary－Coded Decimal）with 18 digits of 9 bytes．At this time， MSD（Most Siginificant Digit）is 0 ，and the next three digits（ss）（e1）and（e0）are a combination of the sign and exponent part of the mantissa part（both sign and exponent mixture part），The mantissa part carry（mc）is usually 0 ，and the remaining 13 digits are the mantissa part（m0）．（M1）（m2）．．．（m11） （m12）．Since the mantissa part is the original numerical value，there is no problem，but the sign／ exponent mixed part is given as follows．

The sign／exponent mixed part（ss）（e1）（e0）is first considered to be a decimal three－digit number and is offset by $\mathbf{+ 1 0 0}$ to the exponent part．The sign of the mantissa part is minus（－） Only in some cases，you can think of +500 ．
For example，if the exponent part（esgn）（E1）（E0）$=-25$ and the mantissa sign（msgn）$=+$ ，then （ss）（e1）（e0）$=-25+100=075$ ，
exponent part（esgn）If $(\mathrm{E} 1)(\mathrm{E} 0)=+25$ and the mantissa code $(\mathrm{msgn})=-$
$(\mathrm{ss})(\mathrm{e} 1)(\mathrm{e} 0)=+25+100+500=625$

The reason why the value is +500 is presumed to be that sign calculation of the mantissa part can be performed simultaneously with exponent addition and subtraction in multiplication and division．For example，when multiplying－， 500 and 500 are added together to become 1000 ，and the significand sign is + at the same time．

The above description can encode numbers in BCDC floating point format. For example, $1.123456789012 \times 10^{-29}$ is
057101123456789012 in the BCD floating point format

If you can understand the BCD floating-point format, it becomes a CPU problem. FX-870P / VX-4 CPU HD61700 is a little endian system, so loading to the main register is performed in ascending order from the least significant byte. For example, 057101123456789012 is loaded as 129078563421017105 from \$ 0 to \$ 8 .

The load state to this register is the first explanation of Piotr Piatek's BCD format, and the original BCD floating-point format is not specified, so the packed little-endian encoding state, which is the memory storage format, is difficult to understand. ing.
Since MSD and (mc) are 0 in the original BCD floating point format, moving (e0) to (mc) and shifting (ss) (e1) up one digit to reduce 1 byte •Little-endian encoding, which is stored in memory using this method.

For example, little-endian encoded data 129078563421017105 (numeric value: -1.123456789012 $\left.\times 10^{-29}\right)$ is stored as
1290785634211157 in the memory
In Figure B2, it seems that digit movement is complicated and difficult to understand in packed little endin coding, but it can be seen that it is natural digit movement when considered in the original BCD floating point format. In fact, this operation is performed when $\$ 0, \$ 1, \ldots, \$ 8$ contains floating point data.

DIUW \$ $7 \quad$; Digit Up of (\$ 8, \$ 7) pair

| OR | $\$ 6, \$ 7$ | $; \$ 6<-\$ 6$ or $\$ 7$, where the upper digit of $\$ 7$ <br> $(\mathrm{e} 0)$ and zero respectively. |
| :--- | :--- | :--- |
| LD the lower one are equal to |  |  |
| LD |  |  |

Can be compressed. Conversely, compressed numeric data loaded from $\$ 0$ to $\$ 7$ from memory is

$$
\begin{array}{lll}
\text { LD } & \$ 8, \$ 7 & ; \$ 8<-\$ 7 \\
\text { LD } & \$ 7, \$ 6 & ; \$ 7<-\$ 6 \\
\text { DIDW } & \$ 8 & ; \text { Digit Down of }(\$ 8, \$ 7) \\
\text { AN } & \$ 6, \& \text { H0F } & ; \text { clear the upper digit of } \$ 6
\end{array}
$$

It is reasonable to realize the original state.

## The successor FX-890P / Z-1 CPU is also an x86-based 80186, little-endian CPU, and the storage format in memory is the same.

The FX-3870P / VX-4 provides a program that displays the internal storage format of numeric data in hexadecimal format in B-3, so you can check the memory storage format yourself.
At the bottom of Fig. A2, Piotr Piatek explains the arrangement on the stack of numerical data on PB1000 explained by HP. He does not give a reason just by fact, but this stacking arrangement is for reasons specific to HD61700. When saving $\$ 0$ to $\$ 8$ with BCD floating-point data to the user stack,
it can be accelerated by using multi-byte PUSH, but only up to 8 bytes are supported. Therefore, it is necessary to push 1 byte separately. Therefore,

PHUM $\$ 7,8$; PushH User-stack Multibyte for $(\$ 7, \ldots, \$ 0)$
PHU $\quad \$ 8$; PusH User-stack for $\$ 8$
Is saved in the user stack as shown in the figure. To pop the saved data,
PPU $\quad \$ 8 \quad$; PoP User-stack for $\$ 8$
PPUM $\$ 0,8 ;$ PoP User-stack Multibyte for $(\$ 7, \ldots, \$ 0)$
What should I do? Here, the register number is different between DIUW and DIDW, PHUM and PPUM. This is also a specification unique to HD61700. When restoring packed little-endin encoded data, the first two instructions are used.

LDW \$ 7, \$ $6 ;(\$ 8, \$ 7)<-(\$ 7, \$ 6)$
However, if $\$ 7 \leftarrow \$ 6$ and $\$ 8 \leftarrow \$ 7$ are executed, $\$ 6$ is copied up to $\$ 8$ of the most significant byte, and the target operation is not achieved.
Finally, when pushing to the user stack,
PHU $\$ 8 \quad$; PusH User-stack for $\$ 8$
PHUM \$ 7, 8 ; PushH User-stack Multibyte for (\$7, $\ldots, \$ 0)$

If you push $\$ 8$ first, it will be packed in the normal order of $\$ 0, \$ 1, \ldots, \$ 7, \$ 8$ from the low address side of the stack. Whether the FX-870P and VX-4 are still using the PB-1000 is currently unknown, so it is unclear.

PS: I would like to thank Piotr Piatek for not being able to understand the BCD floating-point format so far.

## 3-4 BASIC Programs

This time, in order to independently investigate the internal information of FX-870P / VX-4, several programs were created and investigated. Below is a list of the main programs, a brief explanation of the programs and how to use them. Such a program is unnecessary in nature, but it can be used as a reference, such as output to a file.

## B-1. CHKPFAV4.BAS: Check program area and file area Listing B-1. CHKPFAV4.BAS

100 'CHKPFAV4.BAS
110 'check program and file area
120 '
130 'for FX-870P / VX-4
140 '
150 'program by 123
160 'since 30th, Oct., 2010.
170 '
190 '
200 INPUT "1:disp addrs, 2:disp one of P0-F9";MD
210 IF MD=2 THEN GOSUB 500 ELSE GOSUB 300
220 END
290 '*DISPADR:'disp addrs
300 POI=\&H18A7:'addr of P0
310 PRINT "Addresses of P0-F9"
320 FOR I=0 TO 9
330 AD=POI:GOSUB 1000
340 PRINT "P";RIGHT\$(STR\$(I),1);":";HEX\$(AD);" ";
350 POI=POI +2
360 NEXT
370 PRINT
380 FOR I=0 TO 9
390 AD=POI:GOSUB 1000
400 PRINT "F";RIGHT\$(STR\$(I),1);":";HEX\$(AD);" ";
410 POI=POI+2
420 NEXT
430 'PRINT
440 AD=POI:GOSUB 1000
450 PRINT "MEMEN:";HEX\$(AD)
Listing B-2. OUTWRKV4.BAS
000 ' OUTWRKV4.BAS
110 ' output data of work area of FX-870P/VX-4
120 ' to File F0-9
130 ' for FX-870P/VX-4
140 '
150 ' programmed by 123
160 ' since 30th, Oct., 2010.
170 '
180 ' S\$ must be emobodied at lat for string data stability!!
190 '
200 ' Data input

```
210 A=1.23456789012
220 BC$="CASIO"
2 3 0 \text { DIM POI(2,3)}
240 DIM QWE$(5)
250 FOR I=0 TO 2
260 FOR J=0 TO 2
270 POI(I,J)=(I*4+J)*(-1E60)
280 NEXT
290 NEXT
300 QWE$(1)="POCKET"
310 QWE$(3)="COMPUTER"
320 F$="0":AD=0:ST=0:NX=0:ST0=0:S$=""
490 ' Output work area to F0...9
500 INPUT "Output FileNumber";F$
510 RESTORE#("F"+F$)
520 WRITE#:'clear file
530 WRITE#"WORK AREA DATA"
540 ' TONDT(&H189F):numerical data
550 AD=&H189F:GOSUB 1000:ST=AD
560 AD=&H18A1:GOSUB 1000:NX=AD
570 WRITE#"TONDT:numerical data"
580 GOSUB 1100
590 ' DTTB(&H18A1):variable table
60 ST=NX
610 AD=&H18A3:GOSUB 1000:NX=AD
620 WRITE#"DTTB:variable table"
6 3 0 \text { GOSUB 1100}
640 ' TOSDT(&H18A3):string data
6 5 0 ~ S T = N X ~
660 AD=&H18A5:GOSUB 1000:NX=AD
670 WRITE#"TOSDT:string data"
6 8 0 \text { GOSUB } 1 1 0 0
690 ' PTSDT(&H18A5):free area of string
7 0 0 ~ S T = N X ~
710 AD=&H18A7:GOSUB 1000:NX=AD
720 WRITE#"TOSDT:free area of string"
7 3 0 \text { GOSUB } 1 1 0 0
7 4 0 \text { END}
990 '*GETAD:'get address
1000 AD=PEEK(AD)+PEEK(AD+1)*256
1010 RETURN
1090 '*OUTHEX
1100 ST0=ST AND &HFFF0
1110 S$=""
1120 FOR I=ST0 TO NX-1
1130 IF (I AND &HF)=0 THEN S$=HEX$(I)+":"
1140 IF I>=ST THEN S$=S$+" "+RIGHT$(HEX$(PEEK(I)),2) ELSE S$=S$+" "
1150 IF (I AND &HF)=15 OR I=NX-1 THEN WRITE# S$:S$=""
1160 NEXT
1170 WRITE#
1180 RETURN
1190 ' end of program
```

- Since WRITE \# cannot be output without line breaks, as in PRINT A \$; in the PRINT statement, the file is output after combining it into a character variable $\mathrm{S} \$$.
- For numeric variables and array numeric variables, changing the value only affects the data contents, but for character variables and character array variables, if the contents change, the pointer values and character variables stored in the variable table It changes to the state of the data area. In order to minimize the impact, $\mathrm{S} \$$ whose contents change frequently in the program is used last in the program and registered in the variable table. In this way, other character variables and array variables are free from the influence of dynamic fluctuation of character variable data caused by program operations.

There are two ways to operate the program.

- Execute CLEAR (the CLEAR command may be placed at the top of the program), clear the variables, and then simply execute RUN.
The output results are useful for understanding how variables are stored. However, the content of the character data area of S \$ (the last 1 byte of the TOSDT area of the output data) is not 0 but contradicts, but is actually 0 ( $\mathrm{S} \$=" \mathrm{"}$ ).
- 

Executes RUN500
after assigning character variables and deleting the contents (substituting ""). Thereby, the dynamic change of the character variable data area can be confirmed.

## Listing B-3. CHKAV4.BAS: Numerical data of numerical variable A is displayed in binary (for BCD floating point format investigation)

Listing B-4. CHKAV4.BAS
100 'CHKAV4.BAS
110 'check A, numerical variable
120 'to inspcet the inner represenation
130 'for FX-870P, VX-4
140 ' programmed by 123
150 ' since 28th,Oct., 2010
$200 \mathrm{AD}=\& \mathrm{H} 18 \mathrm{~A} 1$
210 DTTB $=$ PEEK (AD) + PEEK (AD+1)*256
$220 \mathrm{AD}=\& \mathrm{H} 18 \mathrm{~A} 3$
230 TSDT=PEEK(AD)+PEEK(AD+1)*256: 'TOSDT
240 '
250 FOR AD=DTTB TO TSDT-1
260 IF PEEK(AD) $=\& H 28$ AND PEEK (AD+1)=1 AND PEEK(AD+2)=\&H41 THEN 310
270 NEXT
280 PRINT "Failed to find var A!"
290 END
300 '
$310 \mathrm{AD}=\mathrm{PEEK}(\mathrm{AD}+3)+\mathrm{PEEK}(\mathrm{AD}+4)^{*} 256$
320 PRINT "A= ";A
330 FOR II=0 TO 7
340 PRINT RIGHT\$(HEX\$(PEEK(AD+II)),2);" ";
350 NEXT
360 PRINT
370 END
380 ' end of program

## Kapite:

Examine the variable table of DTTB to TOSDT in the system area and output the internal format of the value of numeric variable A in hexadecimal. This allows you to check the storage format of numeric variables in memory.
In the FX-890P / Z-1 successor to FX-870P / VX-4, A is a fixed variable ( "Z-1 / FX-890P Utilization Research" ), so without examining the variable table, The program is simple because it only outputs the contents of a fixed address. For reference, the equivalent program for FX-890P / Z-1 is shown in List B-3. The reason why I used II instead of I in the FOR to NEXT loop is because I was not able to use I because the original program targeted not only A but also variables A to Z. It is.

## Listing B-5. CHKAZ1.BAS (for FX-890P / Z-1)

000 'CHKAZ1.BAS
110 'check A, numerical variable
120 'to inspcet the inner represenation
130 'for FX-890P, Z-1
140 'program by 123
150 'since 28th, Oct., 2010
$200 \mathrm{AD}=\& \mathrm{H} 196 \mathrm{~F}$
210 PRINT "A ="; A
220 FOR II = 0 TO 7
230 PRINT RIGHT \$ (HEX \$ (PEEK (AD + II)), 2); "";
240 NEXT
250 PRINT
260 END
270 'end of program

## IV．C－Referenz

While the BASIC Manual part was shown very well，the C－Manual part is not executed on the Japanese website．On the Internet and in books enough references to look up the C language（see operating instructions＂Introduction to C programming Casio PC－2000C＂）．

The commands from the original manual are listed here using screenshots． Despite the Japanese characters integrated as a result，the existing command set can be recognized and the examples also show how they are used．For further interest you can use it to experiment and compare with other C manuals．


## 4－1 Sides from the Original Manual：

Starts C with ON／Shift／C $\rightarrow$


## C言語モード

まず，電源をONにして，C言語モードに入ります。

| 操作 |  | 表示 | － |  |
| :---: | :---: | :---: | :---: | :---: |
| （1） | $\stackrel{\text { ON }}{\square}$ | （1） | （ C） |  |
|  |  |  |  | 33558 |


| メニュー | キー | 機 能 |
| :---: | :---: | :---: |
| Source | （sキー | プログラムの入力と修正が行なえます。 |
| Load | 包キー | プログラムがロードされます。 |
| Run | 图キー | プログラムが実行されます。 |
| Cal | （1） | マニュアル計算モードに戻ります。 |

the C－Commands list
キーワードとライブラリー関数名

| abort | default | goto | sinh |
| :--- | :--- | :--- | :--- |
| abs | do | gotoxy | sizeof |
| acos | double | if | sprintf |
| acosh | else | inport | sqrt |
| angle | enum | int | sscanf |
| asin | exit | log | static |
| asinh | exp | log10 | strcat |
| atan | extern | long | strchr |
| atanh | fflush | main | strcmp |
| auto | fgetc | malloc | strcpy |
| beep | fgets | outport | strlen |
| break | float | pow | struct |
| breakpt | for | printf | switch |
| calloc | fprintf | putc | tan |
| case | fputc | putchar | tanh |
| char | fputs | puts | typedef |
| clearerr | free | register | union |
| clrscr | fscanf | return | unsigned |
| const | getc | scanf | void |
| continue | short | volatile |  |
| cosh | getchar | gets | shigned |


| 型宣言子 | 本機のC言語 |
| :--- | :---: |
| char | 8 ビット |
| short | 16 ビット |
| int | 16 ビット |
| long | 32 ビット |
| float | 32 ビット |
| double | 64 ビット |


| float | $0, \pm 1 \mathrm{e}-63 \sim \pm 9.99999 \mathrm{e}+63$ |
| :--- | :--- |
| doudle | $0, \pm 1 \mathrm{e}-99 \sim \pm 9.9999999999 \mathrm{e}+99$ |


|  | キーワード | 意味と用法 |
| :---: | :---: | :---: |
| $\times$ | auto | 局所変数の記憶クラス指定 |
|  | break | for，do，while，switch 文からの脱出 |
|  | case | switch文の名札。使用不可 |
|  | char | 文字型データ（8ビット長）の宣言子 |
| $\times$ | const | 定数の宣言。使用不可 |
|  | continue | for，do，whileにおいて，次の繰り返しへジャンプ |
| $\times$ | default | switch文で該当しないときの飛び先。使用不可 |
|  | do | 処理の繰り返し実行。do $\{\sim\}$ while（式）； |
|  | double | 倍精度浮動小数点型（64ビット長）の宣言子 |
|  | else | if文とともに使用。if（式）$\{\sim\}$ else $\{\sim\}$ |
| $\times$ | enum | 列挙型の宣言子。使用不可 |
|  | extern | 外部変数や外部定義の記憶クラス指定 |
|  | float | 単精度浮動小数点型（ 32 ビット長）の宣言子 |
|  | for | 繰り返し実行。for（式1；式2；式3）$\{\sim\}$ |
|  | goto | 指定したラベルへのジャンプ |
|  | if | もし式が真ならば実行。if（式）$\{\sim\}$ |
|  | int | 整数型（16ビット長）の宣言子 |
|  | long | 倍長整数型（32ビット長）の宣言子 |
|  | register | レジス夕変数の記憶クラス指定。autoと同じ |
|  | return | 関数の値を返し，呼び出しへ戻る |
| $\times$ | sigened | 符号つき型の宣言。使用不可 |
|  | sizeof | データ型の長さ。sizeof（型）は使用不可 |
|  | short | 短整数型の宣言子。intと同じ |
|  | static | 静的変数の記憶クラス指定 |
| $\times$ | struct | 構造体の宣言子。使用不可 |
| $\times$ | switch | 条件による分岐。使用不可 |
| $\times$ | typedef | 新しいデータ型の指定。使用不可 |
| $\times$ | union | 共用体の宣言子。使用不可 |
|  | unsigned | 符号なし整数型の宣言子 |
|  | void | 値を返さない関数の型宣言子 |
| $\times$ | volatile while | プログラムの外側から変更できる型の宣言。使用不可繰り返しの実行。while（式）\｛～\} |


|  | 型 |  |
| :--- | :--- | :--- |
| 10 進定数 | int <br> long | $0 \sim 32767$ <br> $32768 \sim 2147483647$ |
| 8 進定数 | int <br> unsigned int <br> long | $00 \sim 077777$ <br> $0100000 \sim 0177777$ <br> $0200000 \sim 017777777777$ |
| 16 進定数 | int <br> unsigned int <br> long | $0 \times 0 \times 00 \sim 0 \times 7$ FFF <br> $0 \times 8000 \sim 0 \times F F F F$ <br> $0 \times 10000 \sim 0 \times 7 F F F F F F F$ |

演算子の種類と優先順位および結合規則

$\rightarrow$ 左から右に演算
注1）間接指定記号の
$\leftarrow$ 右から左に演算
注2）乗算記号の＊

| キャラクター | ASCII <br> コード（10進） | ASCII <br> コード（16進） |
| :---: | :---: | :---: |
| A | 65 | 41 |
| Z | 90 | 5 A |
| 0 | 48 | 30 |
| 9 | 57 | 39 |

## 分岐や繰り返しなどの制御構造

| 条件分岐 |  |
| :--- | :--- |
| if（式） |  |
| 文； | （1）式が真ならば， |
| （2）文を実行します。 |  |


| int $\mathrm{x}, * \mathrm{px}$ ； $\mathrm{x}=* \mathrm{px} ;$ | 左の例では px が指している内容が x に代入され ます。 |
| :---: | :---: |
| $\begin{aligned} & \text { int } \mathrm{x}, \mathrm{y}, \quad * \mathrm{px} ; \\ & \mathrm{px}=\& \mathrm{x} \\ & \mathrm{y}=* \mathrm{px} \end{aligned}$ | 左の例では x のアドレスが px に代入された後， pxが示すアドレスの内容をyに代入します。 <br> すなわち， $\mathrm{y}=\mathrm{x}$ ；と同じことになります。 |
| ```main() { char *p; p="Casio" ; printf("%c %s ¥n", *p,p); }``` | 文字列においてポインタを用いると，文字列を単一文字に分解することができます。実行させる と結果は次のようになります。 <br> C Casio <br> ポインタpはCasioのCを指します。 |
| ```main() { char *p; p="Casio"; printf("%c %c ¥n", *p, *(p+2)); }``` | CasioのCとsを取り出すには左のようにします。 |
| ```main() { int i, a[5], *pa; pa=a; for(i=0;i<=4;i++) * (pa+i) = i; for(i=0; i< = 4;i++) printf("%d" a[i]); printf ("¥n"); }``` | 配列の各要素はポインタで示すこともできます。左の例では配列 aの各要素を paで示しています。 <br> 配列名aは，配列の最初の要素a〔0\}を指すポイ ンタを表わします。したがって，配列の各要素を指すポインタは次のようになります。 $\begin{array}{lll} \mathrm{pa} & \cdots \cdots \cdots \cdots \cdot \mathrm{a}[0] \\ \mathrm{pa}+1 & \cdots \cdots \cdots \cdots \cdot & \mathrm{a}[1] \\ \mathrm{pa}+2 & \cdots \cdots \cdots \cdots \cdots \cdot \mathrm{a}[2] \\ \mathrm{pa}+3 & \cdots \cdots \cdots \cdots \cdot & \mathrm{a}[3] \\ \mathrm{pa}+4 & \cdots \cdots \cdots \cdots \cdots & \mathrm{a}[4] \end{array}$ |
| ```main() { char * pc, c [80]; pc = c; strcpy (pc, "abcdefgh"); printf("%s¥n" ,pc); }``` | ポインタは変数のアドレスを持っているだけで す。したがって，場合によっては格納領域の確保 は別に行なう必要があります。 <br> 左の例では，ポインタ pc と 80 文字の格納領域を確保するために配列cを宣言し，ポインタ pc を配列のポインタcと共通にしています。 |


| 無限ループ |  |
| :---: | :---: |
| $\begin{gathered} \text { for }(; ;) \\ \text { 文; } \end{gathered}$ | （1）文を繰り返し実行します。 <br> （for 文の初期設定，条件判断，条件更新がない） |
| while（1）文； | （1）文を繰り返し実行します。 <br> （while文の条件がいつも真（1）） |
| do 文； <br> while（1）； | （1）文を繰り返し実行します。 <br> （do～while义の条件がいつも真（1）） |
| break 文，continue文 |  |
| while（1）\｛ $\qquad$ <br> if（式）break； $\qquad$ \} | （1）while文による無限ループが実行されます。 <br> （2）式が真ならbreak文が実行され，無限ループから抜け出 します。 |
| while（式1）\｛ $\qquad$ <br> if（式2）continue； $\qquad$ \} | （1）式1 が真のあいだ，\｛ \} の中が実行されます。 <br> （2）式2が真なら，continue文が実行され，while文に戻り，式1が実行されます。 |
| 無条件ジャンプ |  |
| $\begin{aligned} & \text { goto ラベル; } \\ & \text { ….. } \\ & \text { ラベル ; } \end{aligned}$ | ①） |

## 4－2 The C－Code in Original Manual



| $\begin{array}{lll} \text { RUN } & \text { (書式) } & \text { RUN } \\ & & \text { RUN }>\text { "PRN : "" } \\ & \text { RUN >"prn : " } \end{array}$ |
| :---: |
| （機能）プログラムをロードして実行させます。 <br> ＂PRN：＂または＂prn：＂を指定すると，実行結果をプリンタに出力します。指定を省略すると，画面に出力します。 |
| ED｜T（書式）EDIT |
| （機能）プログラムの編集を行なうエディタに入ります。 <br> プログラムの実行でエラーが発生したときにEDITを入力すると，エディタに入りエラー発生行を表示します。 <br> ブレークでプログラムの実行が中断しているときにEDITを入力すると，エ ディタに入りブレークした行を表示します。 |
| TRON（書式）TRON |
| （機能）トレースしながらプログラムを実行するトレース機能を指定します。トレー ス機能を指定してプログラムを実行すると，プログラムを 1 行実行するごとに次に実行する行を表示します。 トレース中のキー操作 <br> 这 キー：実行を続行します。 <br> （C）キー：実行を続行します。 <br> 四 キー：実行を中断します。 <br> トレース機能は，起動時はOFFになっています。 |
| TROFF（書式）TROFF |
| （機能）トレース機能を解除します。 |


| getchar（書式）int getchar（）； | （戻り値）読み込んだ文字のコード。 int型。 |
| :---: | :---: |
| （機能） <br> キーボードから1文字読み込みます。 getcharは，getc（stdin）と同じです。入力は，龱网キーを押すと行なわれます。 <br>  | （例） <br> int c ； $\mathrm{c}=$ getchar（）； |
| （書式） int getc（stdin）；（戻り値） <br>  extern FILE $*$ stdin；$\quad$読み込んだ文字のコード。 <br> int型。 |  |
| （機能） <br> 読み込んだ 1 文字のコードを返します。入力は，网キーを押すと行なわれます。動作は，getcharと同じです。 stdin（キーボード）以外からの入力を指定 することはできません。 | （例） extern FILE＊stdin； int c ； $\mathrm{c}=$ getc（stdin）； |
| （書式）int fgetc（stdin）；（戻り値）読み込んだ文字のコード。 extern FILE $*$ stdin；int型。 |  |
| （機能） <br> キーボードから1文字読み込みます。入力は，网キーを押すと行なわれます。動作はgetchar と同じです。 stdin（キーボード）以外からの入力は指定 できません。 | （例） <br> extern FILE＊stdin； int c ； $c=\text { fgetc (stdin) ; }$ |
| $\begin{array}{lcl} \text { putchar (書式) } & \text { int putchar(c); } \\ & \text { int c; } \end{array}$ | （戻り値）出力した文字のコード。 int型。 |
| （機能） <br> stdout（表示画面に）1 文字出力します。 | ```(例) main() { char buffer [64]; int i, c; gets(buffer); for(i=0; buffer [i]!='¥0';i++){ c=putchar (buffer [i]); if(c==EOF)break; } }``` |


|  |  |
| :---: | :---: |
| （機能） stdout（表示画面）またはstdprn（プリンタ） に1文字出力します。 |  |
| fPutc （書式） $\operatorname{int}$ fputc（c，stdout）；（戻り値） 出力した文字のコード。 <br>  int fputc（c，stdprn）； int型。  |  |
| ```(機能) stdout(表示画面)またはstdprn(プリンタ) に 1 文字出力します。 動作は, putcと同じです。``` | （例） extern FILE＊stdout； char buffer［30］； int c ； $\mathrm{c}=$ fputc（buffer［0］，stdout）； |
| ```(書式) char *gets(string); (戻り値) 格納されたデータのポイン char * string; 夕。char型。``` |  |
| （機能） <br> stdin（キーボード）から1行読み込み，そ れをstringに格納します。 <br> 文字列は，改行文字まで読み込まれます。改行文字は，string中では「¥0」（NULL）文字に置き換えられます。 | （例） ```char string[30], * result; result = gets (string);``` |


| $\begin{array}{cl} \text { fgets (書式) } & \text { char } * \text { fgets (string, } \\ & \text { char } * \text { string; } \\ & \text { int count; } \\ & \text { extern FILE } * \text { stdin } \end{array}$ | （戻り値）格納されたデータ のポインタ。 char型。 |
| :---: | :---: |
| （機能） <br> stdin（キーボード）から文字列を読み，そ れをstringに格納します。 <br> 文字は，改行文字または読み込んだ文字数がcount－1になるまで読まれます。文字列の最後に「¥0」（NULL）文字が付加されま す。 <br> 改行文字が読まれた場合は，string中で「 $¥ 0 」$ 」（NULL）文字に置き換えられます。 | ```(例) entern FILE *stdin; char string[30],* result; result =fgets(string, 30, stdin);``` |
| puts <br> （書式）int puts（string） <br> char＊string； | （戻り値）改行文字コード。 int型。 |
| （機能） <br> stdout（表示画面）にstringを出力します。文字列の終了を表わす「¥ 0 」（ NULL ）文字 は，改行文字に置き換えて書き込みます。 | ```(例) int result; result=puts("string");``` |
| fPuts（書式） int fputs（string，stdout）；（戻り値） 書き込んだ最後の文字。 <br>  <br>  <br> int fputs（string，stdprn）； <br>  <br> char＊string； <br>  extern FILE $*$ stdout，＊stdprn；  |  |
| （機能） <br> stdout（表示画面）またはstdprn（プリンタ） にstringを出力します。 <br> 文字列の終了を表わす「¥0」」（NULL）文字 を書き込みません。 | （例） <br> extern FILE＊stdprn； <br> int result； <br> result $=$ fputs（＂string＂，stdprn）； |


| printf （書式） <br> fprintf <br> printf（format $[$, argum <br> Sprintf <br> int fprintf（stdout，form <br> int fprintf（stdprn，form <br>  int sprintf（buffer，form <br> char $*$ format； <br> char $*$ buffer； <br>  <br>  <br>  | （戻り値） 出力した文字数。 <br> int型。 <br> $[$, argument $\cdots \cdots]) ;$ $($ sprintf での最後の <br> $[$, argument $\cdots \cdots]) ;$ 「¥0」（NULL）文字は <br> $[$, argument $\cdots \cdots]) ;$ 数えません） <br>  <br> エラーなら，EOF。 <br>   <br> stdprn；  |
| :---: | :---: |
| （機能） <br> argumentをformatにしたがって変換し， printfはstdout（表示画面）に，fprintfはstd－ out（表示画面）またはstdprn（プリンタ）に， sprintfはbufferに，それぞれ出力します。 sprintfの場合だけ，最後に「¥ $\mathrm{m}^{\circ}$ 」（NULL）文字を出力します。 <br> formatは， 0 個以上の文字列で，普通の文字，エスケープシーケンス，変換仕様か らなります。普通の文字とエスケープシー ケンスは，現われる順にそのまま出力され ます。 <br> argumentが変換仕様よりも多いときは，余分なargumentは無視され，少ないときは結果が不定となります。 | ```(例1) int count; count \(=234\); sprintf ("\%d \(\% 06 \mathrm{~d} \% \mathrm{X} \% \mathrm{x} \% \mathrm{o} ¥ \mathrm{n}\) ", count, count, count, count, count); 出力結果 234000234 EA ea 352 (例2) int count; count \(=234\); printf("\|\%d|\%6d|\%-6d ¥n", count, count, count); 出力結果 |234| 234'234``` |


| SCANf （書式） <br> fsCanf <br> int scanf（format $[$ ，arg <br> int fscanf（stdin，forma <br> SSCAnf int sscanf（buffer，form <br> char $*$ format； <br> char $*$ buffer； <br> extern FILE $*$ stdin； |  |
| :---: | :---: |
| （機能） <br> 入力したデータをformatにしたがって変換し，argumentに代入します。 <br> scanfとfscanfはstdin（キーボード）から， sscanfはbufferから入力します。 <br> argumentは，formatで指定された型に対応する型の変数を指すポインタです。 <br> scanfとfscanfは，网キーを押すと入力さ れます。sscanfは，「¥0」」（NULL）文字がbuffer の終わりと見なされます。 | （例） <br> int i ； <br> float f； <br> doubled； $\operatorname{acanf}(" \% \mathrm{~d} \% \mathrm{f} \% 1 \mathrm{f}$＂，\＆i，\＆f，\＆d）； <br> 11回圂開回园园国 10回週回回と入力すると， i に 123 ， fに－1．23e10，dに203．0が代入されます。 |



| Dreakpt（書式）void breakpt（）；（戻り値） | 何も返しません。 |
| :--- | :---: |
| （機能） | （例） |
| プログラムの実行を停止し，ブレークモ | $\vdots$ |
| ードに入ります。 | breakpt（）； |
|  | $\vdots$ |

## コラム・ブレークモード

breakpt関数が実行されたとき，またはトレース中に四れキーが押されると，ブレークモードに入
り「Break？」というメッセージが表示されます。
ブレークモードでは次のようなキー操作を行ないます。

| キー | 機 能 |
| :---: | :---: |
| （A） | 実行を終了 |
| C | 実行を再開 |
| 这 | 実行を再開 |
| T | トレースしながら実行を再開 |
| N | トレースしないで実行を再開 |
| （D） | 変数名を入力すると変数の型とブレークしたときの変数の値を表示 （もう一度圂网 キーを押すと変数表示から抜け出す） |


| exit（書式）void exit（）； | （戻り値）何も返しません。 |
| :---: | :---: |
| （機能） |  |
| プログラムを正常終了させます。正常終 |  |
| 了させる前に出力バッファの内容をクリア |  |
| ーします。 |  |
| abort（書式）void abort（）； | （戻り値）何も返しません。 |
| （機能） |  |
| プログラムを異常終了させます。このと |  |
| き，「Abort」というメッセージをstdout（表 |  |
| 示画面）に出力します。 |  |


| malloc（書式） $\begin{aligned} & \text { char } * \text { malloc } \\ & \text { unsigned size；}\end{aligned}$ | ize）；（戻り値）確保されたメモリー領域のポインタ。char型。確保できなかった場合 は「¥0」（NULL）を返し ます。 |
| :---: | :---: |
| （機能） <br> sizeで指定した大きさのメモリー領域を確保します（単位はバイトです。） <br> 確保されたメモリー領域は，プログラム の実行終了とともに解放されます。 | （例） ```main() { char *c; \vdots if ((c=malloc(256))==NULL){ printf("データリョウイキガトレマセ ン¥n"); exit(); } }``` |
| calloc <br> （書式）char $*$ calloc unsigned n ； unsigned size | e）；（戻り値）確保したメモリー領域 のポインタ。char型。確保できなかった場合 は「¥0」（NULL）を返し ます。 |
| （機能） <br> sizeで指定した大きさ（バイト）のn個の要素の配列をメモリー領域に確保し，0で初期化します。 <br> 確保されたメモリー領域は，プログラム の実行終了とともに解放されます。 | ```(例) main() { int * iarry, i; \vdots it ((iarry =(int *)calloc (1000,2))== NULL){ printf("ハイレツガトレマセン¥n"); exit(); } for (i=0; i<1000; i++) iarry [i]=0; }``` |


| free <br> （書式）int free（ptr）； <br> char $*$ ptr； | （戻り値）解放されると 0 。int型。ptrが無効 だと（calloc，mallocによって確保されたメモリー領域のポイン夕でないと），－1を返します。 |
| :---: | :---: |
| （機能） <br> mallocやcalloc で確保されたメモリー領域を解放します。 <br> ptrで，calloc，mallocによって確保され たメモリー領域のポインタを指定します。 | （例） ```char * arry; arry =malloc(256); : free (arr y);``` |

## 文字列関数

| Strlen（書式） $\begin{aligned} & \text { int strlen（strin } \\ & \text { char } * \text { string；}\end{aligned}$ | （戻り値）文字列stringの「¥0」（NULL） を含まない長さ。int型。 |
| :---: | :---: |
| （機能） <br> 文字列stringの「¥0」（NULL）文字の直前 までのバイト数を返します。 | ```(例) int length; length=strlen ("adc"); /*length=3*/``` |
| （書式） <br> char $*$ strcpy（dest，source）； <br> char＊dest，＊source； |  |
| （機能） <br> 文字列sourceの先頭から「¥0」（NULL）文字まで（「¥0」（NULL）を含む）の範囲を，文字列destの後ろにコピーします。 コピーするとき, オーバーフローのチェ ックは行ないません。 | （例） ```char * result, string [64]; result=strcpy (string, "abc"); /*string = "abc"*/``` |


| strcat（書式） <br> char strcat（dest，source） char $*$ dest，$*$ source； | （戻り値）destのポインタ。 char型。 |
| :---: | :---: |
| （機能） <br> 文字列sourceの先頭から「¥0」（NULL）文字の直前までの範囲を文字列destの最初の $「 ¥ 0 」$（NULL）文字の後ろに付加し，最後に $「 ¥ 0 」$（NULL）文字を付加します。 <br> 付加のとき，オーバーフローチェックは行ないません。 |  |
| stremp（書式） <br> int strcmp（string 1，strin char $*$ string $1, *$ string | ```(戻り値) 次の整数値を返します。 int型。 string \(1<\) string \(2 \rightarrow 0\) より小さい整数 string \(1=\) string \(2 \rightarrow 0\) string \(1>\) string \(2 \rightarrow 0\) より大きい整数``` |
| （機能） <br> 文字列 string 1 と文字列 string 2 の先頭か ら一文字ずつ，「¥0」（NULL）文字が現われ るまで比較（ASCIIコード順）します。 $「 ¥ 0 」(N U L L) も$ 比較の対象となります。 | ```(例) int result; char string 1[5]; char string 2[5]; \vdots strcpy (string 1, "abcde"); strcpy (string2, "abcda"); result=strcmp (stringl, string2 ); /*result=1*/``` |


| strchr ```(書式) char * strchr (string, chr); char *string; int chr;``` | （戻り値） <br> 検索したchr（指定文字）のポイン夕。char型。 <br> 見つからなかったときは「¥0」（N ULL）を返します。 |
| :---: | :---: |
| （機能） <br> 文字列stringで最初に現われる指定文字chr を検索します。 <br> 「¥0」（NULL）文字も検索の対象となりま す。 | ```(例) main() { char instr[64], *ss; printf ("Input string="); gets (instr); ss=instr; while ((ss=strchr (ss,'*'))!=NULL) /*アスタリスク / ケンサク*/ *ss='_'; /*アンダーバー 二 オキカエ*/ puts (instr); }``` |


| $\text { abs } \quad \text { (書式) } \begin{aligned} & \text { int } \mathrm{abs}(\mathrm{n}) ; \\ & \text { int } \mathrm{n} ; \end{aligned}$ | （戻り値）nの絶対値。int型。 |
| :---: | :---: |
| （機能） <br> 整数の絶対値を返します。 | （例） <br> main（） <br> \｛ <br> int i，ans； $\mathrm{i}=-1 ;$ $\text { ans }=\text { abs (i); }$ |
| Sin （書式） double $\sin (\mathrm{x}) ;$ <br> COS  double $\cos (\mathrm{x}) ;$ <br> double $\tan (\mathrm{x}) ;$ <br> tan | （戻り値）double型。 |
| （機能） <br> 角度 x に対する三角関数の値を返します。 <br> 角度xが演算範囲を超えている場合は， エラーになります。 <br> 角度 x の演算範囲は，次の通りです。 $\begin{aligned} & \|\mathrm{x}\|<1440 \text { (DEG) } \\ & \|\mathrm{x}\|<8 \pi \text { (RAD) } \\ & \|\mathrm{x}\|<1600 \text { (GRA) } \end{aligned}$ | ```(例) main() { double y; angle (0); for (;;) { printf ("Angle?"); scanf ("%lf",&y); printf ("%11.10g%11.10g%11.10g ¥n", sin(y), cos(y), tan(y)); } }``` |


| asin （書式） double $\operatorname{asin}(\mathrm{x}) ;$ <br> double $\operatorname{acos}(\mathrm{x})$ <br> acos <br> atan <br> double $\operatorname{atan}(\mathrm{x})$   <br> double $\mathrm{x} ;$   | （戻り値）double型。 |
| :---: | :---: |
| （機能） <br> x に対する逆三角関数の値（角度）を返し ます。 <br> x が演算範囲を超えている場合には，エ ラーになります。 <br> x の演算範囲は次の通りです。 <br> $-1 \leqq x \leqq 1$（asin， $\operatorname{acos}$ の場合） <br> $\|\mathrm{x}\|<100^{100}$（atanの場合） <br> 返される関数の値の範囲は次の通りです。 （RADの場合）。 $\begin{aligned} & {[-\pi / 2, \pi / 2](\text { asin) }} \\ & {[0, \pi](\operatorname{acos})} \\ & {[-\pi / 2, \pi / 2](\operatorname{atan})} \end{aligned}$ | （例） <br> double y； <br> angle（1）； <br> $\mathrm{y}=\operatorname{asin}(1.0)$ ； <br> $\mathrm{y}=\mathrm{acos}(1.0)$ ； <br> $\mathrm{y}=\operatorname{atan}(1.0)$ ； |
| sinh （書式） double $\sinh (\mathrm{x}) ;$ <br> COSh <br> tanh <br>  double $\cosh (\mathrm{x}) ;$ <br> double $\tanh (\mathrm{x}) ;$ <br> double $\mathrm{x} ;$  | （戻り値）double型。 |
| （機能） <br> 角度xに対する双曲線関数の値を返しま す。 <br> $\sinh \mathrm{x}=\left(\mathrm{e}^{\mathrm{x}}-\mathrm{e}^{-\mathrm{x}}\right) / 2$ <br> $\cosh \mathrm{x}=\left(\mathrm{e}^{\mathrm{x}}+\mathrm{e}^{-\mathrm{x}}\right) / 2$ <br> $\tanh \mathrm{x}=\left(\mathrm{e}^{\mathrm{x}}-\mathrm{e}^{-\mathrm{x}}\right) /\left(\mathrm{e}^{\mathrm{x}}+\mathrm{e}^{-\mathrm{x}}\right)$ <br> x が演算範囲を超えている場合は，エラ <br> 一になります。 <br> x の演算範囲は，次の通りです。 <br> $\|\mathrm{x}\| \leqq 230.2585092$（sinh，coshhの場合） <br> $\|\mathrm{x}\|<100^{100},-1 \leqq\|\tan (\mathrm{x})\|<1$ <br> （ $\tanh$ の場合） | （例） <br> double y； <br> angle（0）； $\mathrm{y}=\sinh (1.0)$ ； <br> $\mathrm{y}=\cosh (1.0)$ ； <br> $y=\tanh (1.0)$ ； |


| asinh （書式） <br> acosh  <br> double $\operatorname{asinh}(\mathrm{x})$  <br> atanh  <br> double $\operatorname{acosh}(\mathrm{x}) ;$  <br> double $\operatorname{atanh}(\mathrm{x}) ;$  <br> double $\mathrm{x} ;$  | （戻り値）double型。 |
| :---: | :---: |
| （機能） <br> x に対する逆双曲線関数の値を返します。 $\begin{aligned} & \sinh ^{-1} x=\log _{e}\left(x+\sqrt{x^{2}+1}\right) \\ & \cosh ^{-1} x=\log _{e}\left(x+\sqrt{x^{2}-1}\right) \\ & \tanh ^{-1} x=\log _{e}(1+x / 1-x) / 2 \end{aligned}$ <br> x が演算範囲を超えている場合は，エラ一になります。 <br> x の演算範囲は次の通りです。 <br> $\|\mathrm{x}\|<5 \mathrm{E}+99$（asinh） <br> $1 \leqq x<5 \mathrm{E}+99$（acosh） <br> $-1<\mathrm{x}<1 \quad$（atanh） | （例） <br> double y； <br> angle（0）； $\begin{aligned} & \mathrm{y}=\operatorname{asinh}(1.0) ; \\ & \mathrm{y}=\operatorname{acosh}(2.0) ; \\ & \mathrm{y}=\operatorname{atanh}(0.5) ; \end{aligned}$ |
| $\text { DOW } \quad \text { (書式) } \begin{aligned} & \text { double pow }(\mathrm{x}, \mathrm{y} \\ & \text { double } \mathrm{x}, \mathrm{y} ; \end{aligned}$ | （戻り値）double型。 |
| （機能） <br> x の y 乗（ $\mathrm{X}^{\mathrm{Y}}$ ）の値を返します。 y が0の場合は，1を返します。 <br> x が 0 で y が負の場合と， x が負で y か整数 でない場合は，エラーになります。 <br> 結果がオーバーフローの場合も，エラー になります。 | （例） $\begin{aligned} & \text { double } \mathrm{x}, \mathrm{y}, \mathrm{z} ; \\ & \mathrm{x}=2.0 ; \mathrm{y}=3.0 ; \\ & \quad \vdots \\ & z=\text { pow }(\mathrm{x}, \mathrm{y}) ; \end{aligned}$ |
| Sart（書式）double sqrt（x）；（戻り値）double型。 <br> double x ； |  |
| （機能） x の平方根（ $\sqrt{\mathrm{x}}$ ）を返します。 x が負の場合は，エラーになります。 | （例） double y； $\mathrm{y}=\operatorname{sqrt}(2.0)$ ； |


| exp（書式）double $\exp (\mathrm{x}) ;$ <br> double $\mathrm{x} ;$ | （戻り値）double型。 |
| :---: | :---: |
| （機能） <br> x の指数関数（ $\mathrm{e}^{\mathrm{x}}$ ）の値を返します。 $x>230.2585092$ の場合，エラーになりま す。 | （例） double y ； $\mathrm{y}=\exp (1.0)$ ； |
| $\log$ （書式） double $\log (\mathrm{x}) ;$ <br> $\log 10$  double $\log 10(\mathrm{x})$ <br> double $\mathrm{x} ;$ | （戻り値）double型。 |
| （機能） <br> $\log$ は， x の自然対数 $\left(\log _{\mathrm{e}} \mathrm{x}\right)$ の値を返しま す。 <br> $\log 10$ は， x の常用対数 $\left(\log _{10 \mathrm{x}} \mathrm{x}\right)$ の値を返し ます。 <br> x が 0 の場合，負の場合はエラーになりま す。 | （例） <br> double y； $\begin{aligned} & y=\log (1000.0) ; \\ & y=\log 10(1000.0) \end{aligned}$ |
| angle（書式）void angle（n）； <br> unsigned $n ;$ | （戻り値）何も返しません。 |
| （機能） <br> 三角関数，逆三角関数の角度モードを指定します。nの指定により次のようになり ます。 <br> 0：DEG（度） <br> 1：RAD（ラジアン） <br> 2：GRA（グラッド） | ```(例) double y; angle(0); y=sin(90.0); angle(1); y=sin(1.570796327); angle(2); y=}\operatorname{sin}(100.0)``` |


| beep（書式） $\begin{aligned} & \text { void beep }(\mathrm{n}) ; \\ & \text { unsigned } \mathrm{n} ;\end{aligned}$ | （戻り値）何も返しません。 |
| :---: | :---: |
| （機能） <br> n の指定により，低い音か高い音を鳴ら します。 <br> 0 ：低い音を鳴らします。 <br> 1：高い音を鳴らします | （例） beep（0）； |
| Clrscr（書式）void clrscr（）； | （戻り値）何も返しません。 |
| （機能） <br> 表示画面の表示を消去し，カーソルをホ ームポジションに戻します。 | （例） clrscr（）； |
|  | （戻り値）何も返しません。 |
| （機能） <br> 仮想スクリーン（ 32 标 $\times 8$ 行）上のカーソ ル位置を， x と y で指定します。 <br> 座標は，仮想スクリーン上の左上隅を原点 $(0,0)$ とし，次の範囲で指定できます。 $\begin{aligned} & 0 \leqq x \leqq 31 \\ & 0 \leqq y \leqq 7 \end{aligned}$ | （例） gotoxy（10，2）； |

## V．F：COM

## F．COM Begin

## F．COMメニュー

## 


コマンドメニュー
over RS232


ここで次のキーを押して，デバイスを切り替えます。
图キー RS－232C
（Mキー カセットテープレコーダー
（Dキーフロッピーディスクドライブ
また， $\mathbf{s}$ キーを押すと通信条件の設定が行なえます。

| 操作 <br> （1） <br> （2） | $\square$ $\leftarrow$（キーでコピーした いファイルの記憶を れているファイルエリアを反転表示き せます。） | 表示 <br> （1） <br> （2） |  |
| :---: | :---: | :---: | :---: |
| 操作 | C | 表示 <br> （3） | $\begin{array}{lllllllllll} P & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 \\ F & 0 & {[R S 232 C]} \\ P C O D & \text { X } & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 3343 B \end{array}$ |
| 操作 <br> （4） |  | 表示 <br> （4） |  |
| 操作 <br> （5） | ExE | 表示 <br> （5） |  |




## RS－232 C 関係

BPS（ボーレート指定）
次のボーレートが指定できます。

| 150 | 300 | 600 | 1200 | 2400 | 4800 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Parity（パリティビットの状態指定）

| N | E | O |
| :---: | :---: | :---: |
| パリティなし | 偶数パリティ | 奇数パリティ |

Data（キャラクタのビット長の指定）

| 7 | 8 |
| :---: | :---: |
| JIS7ビット | JIS8ビット |

Stop（ストップビット長の指定）

| 1 | 2 |
| :---: | :---: |
| ストップビット $=1$ ビット | ストップビット $=2$ ビット |

CTS（CTS信号の状態で制御するかどうかの指定）

| ON | OFF |
| :---: | :---: |
| 制御する | 無視する |

DSR（DSR信号の状態で制御するかどうかの指定）

| ON | OFF |
| :---: | :---: |
| 制御する | 無視する |

CD（CD信号の状態で制御するかどうかの指定）

| ON | OFF |
| :---: | :---: |
| 制御する | 無視する |

Busy（バッファビジーの制御があるかないかの指定）

| ON | OFF |
| :---: | :---: |
| 制御する | 制御しない |

SI／SO（SI／SO制御をするかしないかの指定）

| ON | OFF |
| :---: | :---: |
| 制御する | 制御しない |

End（エンドコード1Aの設定）

| ON | OFF |
| :---: | :---: |
| 設定する | 設定しない |

カセットテープレコーダー関係
MTphase（MTからの読み込むときの位相の指定）

| 0 | 1 |
| :---: | :---: |
| 正相 | 逆相 |

MTspeed（転送速度の指定）

| S | F |
| :---: | :---: |
| 300 BPS | 1200 BPS |

Save to (F)

> POPSAVE"CASO: (F) TEST1_ 334 B

Merge Files


## VI．STAT

## STAT Begin



| 操作 <br> （1） | 1 | 表示 （1） |  |
| :---: | :---: | :---: | :---: |



## Select Modi

| キー操作 | 表 示 | 機 能 |
| :---: | :---: | :---: |
| （1） | Inout | データの入力 |
| D | Delete | データの削除 |
| C | Clear | 全データの消去，統計量の初期化 |
| L | List | 各統計量の表示（結果の表示） |
| X | eox | 「 y 」に対する「 x 」の推定値計算 |
| $\square$ | eor | 「 x 」に対する「 y 」の推定値計算 |
| P | Print | 統計量のプリンタ出力 |
| F | Freauency | 度数入力切り替え |


| 操作 <br> （1） <br> （2） | Fx 1 C <br>  | 表示 <br> （1） | （Statistics［x］） <br> Clear data（Y／N）？ |
| :---: | :---: | :---: | :---: |

## Input Data

| 操作 |  | 表示 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| （1） | 1 | （1） |  |  |


| 操作 <br> （1） | 100 ExE | 表示 （1） |  |  |
| :---: | :---: | :---: | :---: | :---: |

List Data

| 操作 （1） | Fx 1 | 表示 <br> （1） | CNT <br> SUMX <br> SUMX2 <br> MEANX | $\begin{aligned} & \vdots \\ & \vdots \\ & \sum \\ & \sum \\ & x \end{aligned}$ | $\begin{aligned} & =10 \\ & =55 \\ & =385 \\ & =5 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## Delete Data

| 操作 <br> （1） | Fx $\mathrm{F}^{\text {a }}$ | 表示 <br> （1） |  |
| :---: | :---: | :---: | :---: |



Extimation of $\mathbf{x}$

| 操作 | Fx $\mathrm{F}^{\text {d }}$ | 表示 <br> （1） |  |
| :---: | :---: | :---: | :---: |

## Training Board

Training Board

## VII. HD61700 Cross Assembler

## Table of Contents

- 1. HD61700 Cross Assembler
- 1-1. Assembling method
- 1-2. Assembler options
- 1-3. Execution of output format and machine language
- 1-3-1. BAS format
- 1-3-2. PBF format
- 1-3-3. QL format
- 1-3. Error messages
- 2. Architecture
- 2-1. Features
- 2-2. Register configuration
- 3. Assembler
- 3-1. Assembler format
- 3-2. Pseudo instructions
- 3-3. Program points
- 3-4. Mnemonic format
- 4. Mnemonic
- 5. Instruction set table
- 6. Appendix
- 6-1. Output format and loader (BAS format, PBF format, QL format)
- 7. References and links
- 8. Figure
- 9. Revision information


## List of Pseudo Instructions

## Pseudo Instructions

| ORG (Origin), | START ••• <br> (Start), | EQU • . • <br> (Equivalent), | DB •••(Define Byte), | DW . . . (Define Word) |
| :---: | :---: | :---: | :---: | :---: |
| DS ••• (Define Size), | LEVEL ... <br> (Level), | \#IF • • • \#ELSE --\#ENDIF | \#INCLUDE | \#INCBIN ••• (INClude BINary) |
| \#NOLIST, \#LIST, \#EJECT | \#KC, \#AI, \#EU |  |  |  |

## List of Registers

## General-Purpose 8-bit Register

| $\$ 0, \$ 1, \cdots, \$ 31 \cdots$ (Main |
| :--- | :--- | :--- |
| Registers) |$\quad \square \quad \square$

## 16-bit Register

| PC $\ldots$ <br> (Program <br> Counter) | SSP (Syatem Stack <br> Pointer) | USP (User Stack Pointer) | IX, IY, IZ (Index <br> Registers) |  |
| :--- | :--- | :--- | :--- | :--- |

Specific Index Register and flag Register

| SX, SY, SZ <br> (Specific Index Registers) | F••••(Flag Registers) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Status Register |  |  |  |  |
| IE ••• <br> (Interrupt Enable Register) | IA (Interrupt Select and Key Output Register) | UA (High-Order Address Specification Register) | No mnemonic (Display Driver Control Register) | PE • • • (Port <br> Data Direction Register) |
| PD • • • (Port Data Register) | TM ••• (Timer Data Register) | IB (Interrupt Control and Memory Bank Range Configuration Register) | KY • • • (Key Input Register) |  |

## List of Mnemonics

Transfer Instruction (8 bits)

| LD • • (Load), | LDI • • (Load Increment), | LDD ••• (Load Decrement), | LDC (Load Check), | ST • • (Store) |
| :---: | :---: | :---: | :---: | :---: |
| STI • • • (Store Increment), | STD ••• (Store Decrement), | PPS •••(Pop by System stack pointer), | PPU ••• (Pop by User stack pointer), | PHS •••(Push by System stack pointer) |
| PHU •••(Push by User stack pointer), | GFL • • (Get Flag), | PFL (Put Flag), | $\begin{aligned} & \text { GPO • • • (Get } \\ & \text { Port), } \end{aligned}$ | $\begin{aligned} & \text { GST • • • (Get } \\ & \text { Status) } \end{aligned}$ |
| $\begin{aligned} & \text { PST • . • • (Put } \\ & \text { Status), } \end{aligned}$ | STL (Store data to LCD), | LDL (Load data from LCD), | PPO • • • (Put LCD control Port), | PSR (Put Specific index Register) |
| GSR • • • (Get <br> Specific index Register) |  |  |  |  |

Transfer Instruction (16 bits)

| LDW •• (Load Word), | LDIW • • • (Load Increment Word), | LDDW • • (Load Decrement Word), | LDCW • • (Load Check Word), | STW ••• (Store <br> Word) |
| :---: | :---: | :---: | :---: | :---: |
| STIW • • • (Store Increment Word), | STDW • . • (Store <br> Decrement Word), | PPSW • • (Pop by System stack pointer Word), | PPUW •••(Pop <br> by User stack pointer Word), | PHSW •••(Push by System stack pointer Word) |
| PHUW •••(Push by User stack pointer Word), | GRE • • • (Get Register), | PRE (Put Register), | STLW • • • (Store Word data to LCD), | LDLW •••(Load Word data from LCD) |
| PPOW • • • (Put LCD control Port Word), | GFLW ••• (Get Flag Word), | GPOW • • • (Get Port Word), | PSRW (Put Specific index Register Word), | GSRW ••• (Get <br> Specific index <br> Register Word) |

Arithmetic Instructions (8 bits)

| INV ... (Invert), | CMP (Complement), | AD . . (Add), | SB (Subtract), | $\begin{aligned} & \text { ADB } \cdots \text { (Add } \\ & \text { BCD) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| SBB (Subtract BCD), | ADC ... (Add Check), | SBC (Subtract Check), | AN . . . (And), | ANC (And Check) |
| NA • • (Nand), | NAC ••• (Nand Check), | OR . . (Or), | $\begin{aligned} & \text { ORC • • (Or } \\ & \text { Check), } \end{aligned}$ | XR ••• (Exclusive Or) |
| XRC•• (Exclusive <br> Or Check) |  |  |  |  |

Arithmetic Instructions (16 bits)

| INVW $\cdot \cdots$ (Invert <br> Word), | CMPW • . <br> (Complement <br> Word), | ADW • • (Add <br> Word), | SBW • . <br> (Subtract Word), | ADBW • • ((Add <br> BCD Word) |
| :--- | :--- | :--- | :--- | :--- |


| SBBW ••• <br> (Subtract BCD Word), | ADCW •••(Add Check Word), | SBCW ••• (Subtract Check Word), | ANW •••(And Word), | ANCW •••• (And Check Word) |
| :---: | :---: | :---: | :---: | :---: |
| NAW •••(Nand Word), | NACW •• (Nand Check Word), | ORW • • (Or Word), | ORCW •••(Or Check Word), | XRW ••• <br> (Exclusive Or Word) |
| XRCW ••• <br> (Exclusive Or Check <br> Word) |  |  |  |  |

## Rotate shift Instruction (8 bits)

| ROU •••• (Rotate Up), | ROD • • (Rotate Down), | BIU • • (Bit Up), | BID ••• (Bit Down), | DIU (Digit Up) |
| :---: | :---: | :---: | :---: | :---: |
| DID •••(Digit Down), | BYU . . . (Byte Up), | BYD ••• (Byte Down) |  |  |

Rotate shift Instruction (16 bits)

| ROUW • • (Rotate Up Word), | RODW • • (Rotate Down Word), | BIUW ••• (Bit Up Word), | BIDW • • • (Bit Down Word), | DIUW • • (Digit Up Word) |
| :---: | :---: | :---: | :---: | :---: |
| DIDW • • (Digit Down Word), | BYUW • . • (Byte Up Word), | BYDW • . . • (Byte Down Word) |  |  |

## Jump / Call Instructions

| JP . . . (Jump), | JR • • (Relative Jump), | CAL • • (Call), | RTN <br> (Return) |  |
| :---: | :---: | :---: | :---: | :---: |
| Block Transfer / Search Instructions |  |  |  |  |
| BUP ... (Block Up), | BDN •• (Block Down), | SUP (Search Up), | SDN (Search Down), | BUPS ••• (Block Up \& Search) |
| BDNS •••(Block Down \& Search) |  |  |  |  |

## Special Instructions

| NOP •••(No Operation), | $\begin{aligned} & \text { CLT • • • (Clear } \\ & \text { Time), } \end{aligned}$ | FST • • • (Fast mode), | $\begin{aligned} & \text { SLW } \cdot \cdots \text { (Slow } \\ & \text { mode), } \end{aligned}$ | OFF . . - (Off) |
| :---: | :---: | :---: | :---: | :---: |
| TRP . . (Trap), | CANI •••• (Cancel Interrupt), | RTNI •••(Return from Interrupt) |  |  |
| Multibyte Transfer Instruction (2 to 8 bytes) not Disclosed |  |  |  |  |
| LDM ... (Load Multi byte), | LDIM •• (Load Increment Multi byte), | LDDM ••• (Load Decrement Multi byte), | LDCM • • • (Load Check Multi byte), | STM •• (Store <br> Multi byte memory) |
| STIM (Store Increment Multi byte), | STDM ••• Store Decrement Multi byte), | PPSM •••(Pop by Syatem stack pointer Multi byte), | PPUM •••(Pop by User stack | PHSM •••(Push System stack |


|  |  |  | pointer Multi byte), | pointer Multi byte) |
| :---: | :---: | :---: | :---: | :---: |
| PHUM •••(Push <br> User stack pointer Multi byte), | STLM (Store LCD data port Multi byte), | LDLM (Load LCD data port Multi byte), | PPOM • • (Put LCD control port Multi byte), | PSRM (Put Specific index Register Multi byte) |
| Multibyte Arithmetic Instruction (2 to 8 bytes) not Disclosed |  |  |  |  |
| INVM • • (Invert Multi byte), | CMPM (Complement Multi byte), | ADBM ••• (Add BCD Multi byte), | ADBCM •••((Add BCD Check Multi byte), | SBBM ••• <br> (Subtract BCD Multi byte) |
| SBBCM ••• <br> (Subtract BCD Check Multi byte), | ANM •••(And Multi byte), | ANCM • • (And Check Multi byte), | NAM ••• (Nand Multi byte), | NACM • • (Nand Check multi byte) |
| ORM (Or Multi byte), | ORCM •••(Or Check Multi byte), | XRM •• (Exclusive Or Multi byte) | XRCM ••• <br> (Exclusive Or Check Multi byte) |  |

## Multi-byte Shift Instruction (2 to 8 bytes) not Disclosed

| DIUM • . . (Digit | DIDM ... (Digit Down | BYUM • . . (Byte Up <br> Up Multi byte) | BYDM • . . . (Byte <br> Multi byte), | Multi byte), |
| :--- | :--- | :--- | :--- | :--- |
| Down Multi byte) |  |  |  |  |

## 7-1 HD61700 Cross Assembler

HD61700 Cross assembler HD61 was developed by Ao. It is almost the same as the assembler built in PB-1000 (upward compatibility), but the differences are as follows.

1. Label length is up to 16 characters and can be registered as long as memory allows. The code area can be secured up to 64 KB .
2. Not only address labels (for JR, JP, CAL instructions) but also numeric labels can be used with transfer instructions.
3. Supports almost all orders of HD61700, including unreleased CASIO. The mnemonic can use both "AIassembler format" and "KC format". (Mixing is also possible) From Rev 0.41, it also supports mnemonics in EU format (Europe notation), and by \#EU (or / eu) specification. Switchable from AI / KC format to EU (Europe) format.
4. Second operation extension (\$ $0, \$ 30, \$ 31, L D \& J R$ ) etc. can be specified by default. (OFF when the / n option is specified)
5. The output format supports BASIC DATA statement format and PBF format (PBF format specifies / p option).
6. Output a formatted list file (.Ist).
7. Supports pseudo-instructions (DW, LEVEL, \#if, \#else, \#endif, \#include, etc.) not supported by PB-1000.

## Assembling Method

HD61 is available in Windows and DOS versions, but execute the following command at each command prompt.

HD61 [source file name] (option [/ n] [/ p] [/ q] [/ w] [/ tab] [/r] [/ o filename] [ [/ set) symbol = value ] [/ eu] )

When executed, the specified file is assembled according to the option settings as shown in the example below.


If normal, displays [ASSEMBLY COMPLETE, NO ERRORS FOUND] and exits. At this time, a bas file and an .lst file are generated. If any error occurs during assembly, display an error line and exit. After Rev.0.09, when the source file name is 8 characters or more, a warning is displayed (the assembly works normally). This means that the file name output to BAS (or PBF) will be a long file name in consideration of use with models that support 8.3 file names such as PB-1000 / C and AI1000. Warning. (The function to automatically shorten the file name is not implemented)

## Assembler Options

Although it can be omitted, the following options can be specified during assembly.

## List of Assembly Options

| Option | Function |
| :---: | :---: |
| /p | Output in PBF format. (Default is output in BASIC DATA statement format) |
| /q | Output in QL (quick loader) format. |
| / n | Turn off optimization by specifying the second operation (default is ON) |
| / w | Assemble for 16 -bit addressing. (Optimization is fixed at LEVEL 0 ) Outputs the assembly code corresponding to the 16-bit address for the internal ROM. |
| / tab | Output the list file with $\mathrm{TAB}=8$. |
| / r | Output relocate information file (*.roc). <br> Outputs information file for creating relocate format file used in FBF / VXMENU. Used when creating RR format and * .o / *. O2 format files. |
| / o [filename] | Specify the file name to be output to the PBF / BAS format file header. Default is not specified (automatic generation). > / TD> |
| (/ set) [symbol label name] = [value / label name] | Define arbitrary symbol labels. / set can be omitted. |
| /EU | Set to assemble EU format (Europe format) mnemonics. <br> Even if pseudo instruction \#EU is specified in the source, the same operation is performed. |

For the / p option, refer to 1-3-2.PBF format in 1-3. Executing the created program.
The / n option disables code optimization of transfer instructions for $\$ 0, \$ 30$, and $\$ 31$, and outputs code compatible with the PB-1000 built-in assembler.

## Output code Example with / n Option

| Option Setting | Mnemonic | Output Code | Remarks |
| :--- | :--- | :--- | :--- |
| No / $\mathbf{n}$ option <br> (default) | LD $\$ 2, \$ 30$ | 0242 | When 2nd operation specification is ON = 2 byte <br> instruction is output |
| with / n option | LD $\$ 2, \$ 30$ | 026230 | When the second operation specification is OFF = 3- <br> byte instruction is output |

This is used when assembling a source that determines the address of the data area for the PB-1000, or when assembling a program that changes the SIR using the PSR instruction. For details on the instructions to be optimized and the output code, refer to 4 . lst file output by assembling the HD61700.s file attached to mnemonic or HD61

The / set option can be used to define arbitrary symbol labels at startup since Rev 0.23 . This is done using the \# if $\sim$ \# else $\sim$ \# endif pseudo-instructions,

- When switching the assembly code for each model,
- When switching the assembly start address according to memory capacity

The symbol label value can be changed without modifying the source file. By using a batch file, output results for each model can be obtained automatically. If the same label name is EQU declared in the source, the value defined in / set takes precedence, so the definition in the source functions as the default value. Format example) Specify the model name and start address from the command line.

HD61 SAMPLE.S $/$ SET MODEL $=$ PB1000 $/$ SET BASE $=0 \times 7000$
Since Rev 0.28 , you can omit the / set option and define any symbol with the description [symbol label name] = [value / label name]. The following format example is exactly the same as the above format example (no omission of / set) in terms of operation specifications.
Format example) Specify the model name and start address from the command line.

HD61 SAMPLE.S MODEL $=$ PB1000 BASE $=0 \times 7000$

## Execution of Output Format and Machine Language

The HD61 outputs one of the BAS, PBF, and QL format files as an option specified during assembly. For each type of file, the machine language can be executed by placing the machine language in the memory on the pocket computer according to the following procedure.
In the following sections, loading and execution of each type of file into memory will be explained, focusing on FX-870P / VX-4.

## BAS Format

(1) Assemble with HD61. Create a bas file. For the BAS format, see the appendix.
(2) Paste the contents of Trans.b attached to HD61 into the output bas file as a machine language loader program.
For FX-870P and VX-4, leave line number 80 as a comment.
(3) Load the created program file into the pocket computer with F.COM.
(4) If it is loaded to the unused area of the system, nothing is required. Otherwise, in the case of FX$870 P$ and VX-4, the machine language area is secured by extended CLEAR.
(5) When the loaded program is executed, the machine language code is placed in the memory.
(6) A machine language routine is called with MODE110 (execution address) .

In PB-1000 / C and AI-1000, it is not necessary to comment on line number 80 of Trans.b. In that case, the machine language program is automatically saved by (5).

## PBF Format

For the format of the PBF format, see the appendix.
For FX-870P, VX-4 (VX-3 has the same procedure):
(1) Assemble with / $p$ option on HD61. Create a pbf file.
(2) A machine language area is secured on the pocket computer using the same method as the BAS format.
(3) Run TransVX.bas attached to HD61 on the pocket computer. When executed, it stands by in the RS232C reception state.
(4) Transfer the PBF file created in (1) to the pocket computer via RS232C.
(5) The binary code is automatically converted and the machine language code is placed in the memory. When processing is complete, "Completed!" Is displayed.
(6) A machine language routine is called with MODE110 (execution address).

For PB-1000 / C and AI-1000:
(1) Assemble with / p option on HD61. Create a pbf file.
(2) A machine language execution area is secured on the pocket computer.
(3) JUN AMANO's PbfTOBin.bas is executed and the file name is "COMO: 7". (At 9600bps)
(4) Transfer the PBF file created in (1) to the pocket computer via RS232C.
(5) When execution is completed, an EXE (or BIN) file is automatically generated.

## QL Format

$<\mathrm{BR}>$ Quick loader data format devised by Mr. Ao. The usage is as follows.
(1) Assemble with / q option on HD61. Create a ql file. For the QL format, see the appendix.
(2) Paste the output ql file to the quick loader described in "QL format" at the end of the book. Add or modify code as appropriate.
(3) Load the created program file into the pocket computer with F.COM.
(4) If it is loaded to the unused area of the system, nothing is required. Otherwise, in the case of FX$870 P$ and VX-4, the machine language area is secured by extended CLEAR.
(5) When the loaded program is executed, the machine language code is placed in the memory.
(6) A machine language routine is called with MODE110 (execution address) .

## Error Message

The error messages displayed during assembly are as follows.

| Error Message List |  |
| :---: | :---: |
| Error Message | Error Contents |
| Invalid Source File Name. | The source file cannot be opened. |
| Line Length is Too Long. | The number of characters in one line has been exceeded. |
| Operand Length is Too Long. | The number of operand characters has been exceeded. |
| LABEL Length is Too Long. | The number of label characters has exceeded. |
| ORG Not Entry. | There is no ORG instruction definition. |
| Operand Not Entry. | No operand description. |
| EQU without Label. | EQU has no label entry. |
| Illegal Operand. | Operand description error. |
| START Already Defined. | There are two or more START statements. |
| Illegal [,] | The comma description is strange. |
| Illegal ['] or [(] or [)] | Double coating / parentheses error. |
| LABEL Already Defined. | There are two or more label descriptions. |
| LABEL Type Mismatch. | Characters that cannot be used for labels. |
| Undefined LABEL. | No label registration. |
| Operation Type Mismatch. | No applicable instruction / Missing description method. |
| Operand Range Over. | Operand value is out of range. |
| Jump Address Over. | Relative jump is out of range. |
| Output Buffer Over Flow. | Output buffer over. |
| Assemble Address Over Flow. | Assemble address limit exceeded. |
| Execute Address Illegal. | The execution address is smaller than the first ORG declaration. |
| Could not calculate. | An operation error (division by 0, etc.) has occurred. |
| Illegal [\#if]-[\#endif] | Nesting of \# if $\sim$ \# else $\sim$ \# endif is abnormal. |
| Invalid Include File Name. | The include file cannot be opened. |
| Could Not Nest Include. | include nesting error. |
| Illegal Register Number. | Abnormal main register number. |

## 7-2 MPU Architecture

## Features

- Decimal calculation possible
- 64 KB of 256 KB address space (UA / IB register control)
- High-speed processing (LCD display, calculation routine, etc.) with 16 bit ROM ( 3072 words; 64 KB ?
- Low power consumption ( $800 \mu \mathrm{~A}$ )
- Built-in $32 \times 8$ RAM as main register. Access in 16 bit units is also possible. With extension of second / third operation, 8-64bit unit access is also possible.
- Built-in clock function (TM register)
- Key input terminal $12 \times 11+1$ (access by IA / KY register)
- Interrupt function (3 external terminals, KEY / pulse, ON terminal, 1 minute timer, TRP processing)
- 8-bit I / O port (I / O designation is controlled by PE register)
- LCD display control function (MPU built-in instruction PPO / STL / LDL)

Actually coding, the personal impression is as follows.

- Specific index registers and JR options have been introduced so that no single bit is wasted.
- The JR option is useful for speeding up loops in the algorithm.
- Instructions are arranged so that there is no space in the instruction set, but byte up / down instructions (BYU, BYD, BYUW, BYDW, BYUM, BYDM), NAND instructions (NA, NAC, NAW, NACW, NAM, NACM) Rather than carry addition / subtraction and arithmetic shift instructions, carry was more desirable. BYU and BYD are instructions that simply put 0 in an 8-bit register, and they seem to be completely meaningless just for the purpose of the beauty of the instruction system.
- Since the flag register $F$ is unused 2 bits, I wanted a sign flag (although it was impossible on the instruction set).
- I wanted a change of carry in 4 bit shift instructions (DIU, DID, etc.).
- There were no undefined values in the instruction set, and future extensibility was not considered.


## Register Configuration

Has 32 8-bit registers, 6 16-bit registers, and multiple status registers.

## Registers of HD61700





Interrupt Enable Register


Interrupt Control and Memory Bank Range Configuration Register


High-order Address Specification Reg.


Interrupt Select and Key Output Register
※ Yellow-painted registers are status registers.

1) Main register (8bit)

This is a RAM module built into the HD61700, specified by addresses 0 to 31.
In mnemonics, it is expressed with a "\$" mark at the beginning. For example, \$0,\$1, $\$ \$ 31$. Access and computation up to 64 bits in little endian format. In addition, by using a specific index register SIR (5bit), indirect access in the form of $\$$ SIR is also possible.

* Little endian is a method of arranging \& H12345678 in memory and arranging \& H78, \& H56, \& H34, \& H 12 from the lower address. A typical CPU is $x 86$.


## 2) Six 16-bit registers

- PC: Program counter (16bit)
- SSP: System stack pointer (16bit) For system operations such as CAL, RTN, interrupt processing. In addition, direct rewriting with the PRE instruction is possible with PUSH, POP and user programs.
- USP: User stack pointer (16bit)

Unrestricted stack pointer that can be used freely by user programs.
Operate with PRE, PHU, PPU.

- IX, IZ, IY: Index register (16 bits: Display format IR) A 16-bit data pointer used for various transfer instructions.
The IY register can only be used as an end point pointer for block transfer / search instructions.


## 3) Specific index register and flag register

- SX, SY, SZ: Specific index register (5bit: Display format SIR)

By defining a specific main register in the SIR in advance using the PSR instruction, the target main register can be transferred / calculated faster (code shortening), and indirect specifications such as \$ SX, \$ (SX) can be specified. Possible.
However, in the CASIO HD61700 system, it is assumed that SX = 31 (\$ 31 specified), SY = 30 (\$ 30 specified), and SZ = 0 ( $\$ 0$ specified) are defined at the initial stage and used as they are. When the user changes, the following cautions are required.
(1) Disable interrupts while changing SIR.
(2) When returning to the ROM internal processing, when calling the ROM internal processing, return the SIR to the o+riginal setting.
(3) Coding the optimization switch with OFF (LEVEL O) specified.

* In the EU (Europe format), these registers are called short registers (SR) and are labeled \# 0, \# 1, and \# 2, respectively.
- F: Flag register (8bit: Display format F)

The internal bit configuration is as follows.
MSB LSB
Z C LZ UZ SW APO * *

- Explanation of each flag

1. Z: Zero flag When all bits of the operation result are 0 , it is reset to 0 , otherwise it is set to 1 . When $Z=1$, it is called NZ: Non-zero.
2. C: Carry flag This bit is set to 1 when a carry or borrow occurs in the operation result, and 0 otherwise.
NC: Non-carry.
3. LZ: Lower digit zero flag If the lower 4 bits of the operation result are 0 , it is reset to 0 and 1 otherwise.
NLZ / LNZ: Non-lower digit zero flag
4. UZ: Upper digit zero flag If the upper 4 bits of the operation result are all 0 , it is reset to 0 , otherwise it is set to 1.
Negative forms such as other operation flags are not prepared as branch conditions.
5. SW: Power switch state flag Notifies the ON / OFF state of the power switch. ON: 1, OFF: 0
6. APO: Auto power off state flag 1 when the OFF command is executed with the power switch turned on. 0 when the power is turned off.

## 4) Status register

- IE: Interrupt enable register (read / write)

Specify interrupt mask and conditions (edge / level, etc.) in 8 bits.
Bit 7 ----- Enable interrupt from / INT1 pin (enabled by 1)
Bit 6 ----- KEY, pulse interrupt enabled (enabled by 1)
Bit 5 ----- Enable interrupt from / INT2 pin (enabled by 1)
Bit 4 ----- 1 -minute timer interrupt enabled ( 1 enables)
Bit 3 ----- Enable interrupt from / ON pin (enabled by 1)
Bit 2 ----- Enable interrupts from the Power On switch (enabled by 1)
Bit 1 ----- / INT1 pin interrupt edge specification (0: falling, 1 rising)
Bit 0 ----- / INT2 pin interrupt level specification (0: Low level, 1: High level)

- This register is completely cleared by a reset (RESET signal) operation.

Bits $0,1,5,6$, and 7 are cleared by the power OFF / OFF command, but bits 2 to 4 are maintained even when the power is OFF.
The interrupt priority is as follows in descending order. When a higher priority interrupt occurs, the interrupt is interrupted.

Priority 1 (IE $<7>$ ): Interrupt from INT1 pin
Priority 2 (IE $<6>$ ): KEY / pulse interrupt
Priority 3 (IE <5>): Interrupt from INT2 pin
Priority 4 (IE $<4>$ ): 1 minute timer interrupt
Priority 5 (IE $<3>$ ): Interrupt from / ON pin
Priority 6 (IE <2>): Interrupt from Power On switch

- IA: Interrupt Select and Key Output Register (read / write); Interrupt Select and Key Output Register

Bit 7 ------- KEY interrupt (1), pulse interrupt (0)
Bit 6 ------- Pulse interrupt signal ( $0: 256 \mathrm{~Hz}, 1: 32 \mathrm{~Hz}$ )
Bit 5 to Bit 4- PIN specification for KEY input (0: No specified PIN, 1: ONE PIN specified, 2: TWO PIN specified, 3: ALL PIN specified)
Bit 3 to Bit $0-\quad$ KEY output specification ( 0 to 12: ONE KEY output, 13: ALL KEY output, 14,15 : undefined)

-     * When controlling the key input with the assembler, set 13 (ALL KEY output request) to this register and then use GRE KY, \$ C5 to bit OR all keys to \$C5 / \$ C5 + 1. The KEY scan code is read.
When specifying one key at a time, you can get a response according to each key matrix by executing GRE KY, \$ C5 after setting 0 to 12.
- UA: Upper address specification register (read / write); High-Order Address Specification Register This register determines which bank each (pointer) register will access. The meaning of each bit is as follows.

Bit 7, 6 ---- IZ register upper address specification (0 to 3)
Bit 5, 4 ---- IX register / main register upper address specification (0 to 3)
Bit 3, 2 ---- SSP, USP upper address designation (0 to 3)
Bit 1,0 ---- PC upper address specification (0 to 3 ) *

It is cleared to 0 at RESET and cleared even when the power is turned off except for SSP / USP. The contents of SSP and USP are saved even when the power is turned off.

* Only for the PC upper address specification bits (Bit 0 to Bit 1), there is a delay of one instruction cycle for the result to be reflected after writing the value with the PST instruction. This is because it is necessary to branch (JP / JR) or RTN after specifying the PST instruction for an arbitrary bank. When operating this register, it is necessary to disable interrupts. (In PB-1000 / FX-870P / VX-4 / VX-3 / AI-1000, when the user program is called, the system side is set to disable interrupts. (You may not need to be aware)
- Display driver control register (no write mnemonic)

Outputs control signals for sending display data and commands to the display driver.
Bit 7 ----- VDD2
Bit 6 ----- $\varphi 1$, $\varphi 2$ CLOCK ON (1), OFF (0)
Bit 5 ----- None (undefined)
Bit 4 ----- CE4
Bit 3 ----- CE3
Bit 2 ----- CE2
Bit 1 ----- CE1
Bit 0 ----- OP

- Except bit 6, the set value is Pin output with negative logic.

This register can be accessed with the undisclosed instruction PPO.

- Port status specification register PE (read / write)

Specify input / output for each port.
Bit 7 ----- Port7 (1: output, 0: input)
Bit 6 ----- Port6 (1: output, 0: input)
Bit 5 ----- Port5 (1: output, 0: input)
Bit 4 ----- Port4 (1: output, 0: input)
Bit 3 ----- Port3 (1: output, 0: input)
Bit 2 ---- Port2 (1: output, 0: input)
Bit 1 ----- Port1 (1: output, 0: input)
Bit 0 ---- Port0 (1: output, 0: input)
All bits are cleared to 0 by RESET and power OFF. (Input state)

- Port data register PD (read / write)

Data input / output of each port is performed according to the state specified in the PE register.
Bit 7 ----- Port7 data
Bit 6 ----- Port6 data
Bit 5 ----- Port5 data
Bit 4 ----- Port4 data
Bit 3 ----- Port3 data
Bit 2 ----- Port2 data
Bit 1 ----- Portl data
Bit 0 ----- Port0 data
It cannot be initialized by RESET or power OFF. (Indefinite)

- Timer data register TM (read)

Stores the HD61700 built-in timer value. It can be reset (cleared to 0) by the CLT instruction and read to any main register by the GST instruction. Depending on the timing of reading, there may be a change point of the value (FFh can be read), so it is necessary to read twice when using.

Bit 7, 6 ---- 4-minute count (0-3)
Bit 0 to 5 ---- Count value for 60 seconds ( 0 to 59 . It returns to 0 in 60 seconds. The 1minute timer interrupt is triggered by the 60 th second (when it changes from 59 to 0 ))

- Note: CLT instruction reset ( 0 clear) does not work properly for the last $1 / 65536$ seconds at 60 seconds (when changing from 59 to 0 ). Therefore, in order to surely perform the reset operation, it is necessary to execute the CLT instruction twice with a delay so as to avoid the above period. (Refer to the CLT instruction for an example.)
- Interrupt control and memory bank range specification register IB (read / write) Not disclosed Enable / disable power ON function by 1 minute timer (Bit 5), various interrupt status flags (Bit 4-0), and specify the effective range of memory bank by UA with 2 bits (Bit 7, 6).
- Bit 7, 6- $\quad$ Specifies the bank switching start address (upper 2 bits) by UA.
- IB specified status UA register switching range
- 00XXXXXXB 0000-FFFF
- 01XXXXXXB 4000-FFFF
- 10XXXXXXB 8000-FFFF (PB-1000 default)
- 11XXXXXXB C000-FFFF
- Bit 5 ----- Power ON control by 1 minute timer 1: Permitted (ON) / 0: Prohibited (OFF)
- By turning this bit ON, the power ON function by the 1-minute timer is permitted while the power is OFF.
- By using this function, the time can be updated even when the power is off.
- Bit 4 ----- IRQ1 interrupt status flag (read only 1: interrupt is occurring, 0: RTNI)
- Bit 3 ----- Pulse / key interrupt status flag (read only 1: interrupt is occurring, 0: RTNI)
- Bit 2 ----- IRQ2 interrupt status flag (read only 1: interrupt is occurring, 0: RTNI)
- Bit 1 ----- 1-minute timer interrupt status flag (read only 1: interrupt is occurring, 0: RTNI)
- Bit 0 ----- Interrupt status flag from / ON pin (read only 1: interrupt is occurring, 0 : RTNI)
- Looking at the processing in the PB-1000 ROM, it is used in the following procedure, and it turns out that the power ON control by 1 minute timer and the bank designation range by UA are fixed to \& H8000 to \& HFFFF.
- 564080 PST IB, \& H80 ; Bit 5 is turned off (power on by 1 minute timer is prohibited),
- ; Fix the bank range to \& H8000 to \& hFFFF.
- <Set the timer control work area>
- $572010 \quad$ PST IE, \& H10 ; Allow 1 minute timer interrupt
- 5640 AO PST IB, \& HAO ; Bit 5 ON (Allow power ON with 1 minute timer permission),
- ; Fix the bank range to \& H8000 to \& hFFFF. Access to this IB register is performed only on the PB-1000 / C, and does not appear to be performed on the FX-870P / VX-4 / VX-3.
(Because the clock function is not supported and there is no need to specify the bank range)
* In the EU (Europe) format, this register is called CS.
- Key input register KY (16Bit: read)

Returns the 12-bit key input result (KI01 to KI12) and the external interrupt input level (undisclosed).
Bit 15 ------- Keyboard port Pin input (KI04)
Bit 14 ------- Keyboard port Pin input (KI03)

Bit 13 ------- Keyboard port Pin input (KI02)
Bit 12 ------- Keyboard port Pin input (KI01)
Bit 11 ------- IRQ1 input level (unreleased)
Bit 10 ------- IRQ2 input level (unreleased)
Bit 9 ------- Interrupt input level from / ON pin (not disclosed)
Bit 8 ------- Unknown use
Bit 7 ------- Keyboard port Pin input (KI12)
Bit 6 ------- Keyboard port Pin input (KI11)
Bit 5 ------- Keyboard port Pin input (KI10)
Bit 4 ------- Keyboard port Pin input (KI09)
Bit 3 ------- Keyboard port Pin input (KI08)
Bit 2 ------- Keyboard port Pin input (KI07)
Bit 1 ------- Keyboard port Pin input (KI06)
Bit 0 ------- Keyboard port Pin input (KI05)

## 7-3 Assembler

## Assembler Format

- The description of the instruction in the instruction word format assembler is as follows.
- ([ LABEL :]) [ Mnemonic ] [ OP1 ] [, OP2 ] [, OP3 ] • • • ([; Comment ]) A space or TAB is required between the mnemonic and operand 1 ( OP1 ).
(In practice, space / TAB is not required except for some commands, but it is necessary in the specification.)
Use commas to separate operand 2 and later.
Mnemonic / operand descriptions are not case sensitive.
- Label declarations and comments are optional.
- Numeric values support 8-bit integer types (IM8: 0 to 255) and 16-bit integer types (IM16: 0 to 65535). In addition to decimal numbers, prefixes \& H (hexadecimal) and \& B (binary: available for HD61) are also possible.
- Labels can be described up to 16 characters (5 characters for PB-1000). Available characters are "@", "_", "A to Z", "a to z", "0 to 9".
The first character must be other than a number, and is different from mnemonics in that uppercase and lowercase letters are distinguished. (PB-1000 is not case sensitive)
In addition to addressing labels, numeric labels can be defined with the EQU directive.
The defined label can be used with all operands for which a numeric value can be specified.
- Expressions and operators

The HD61 can use operations with labels or expressions (operand operations) as numeric operands. Operand operations are not limited to specific instructions and can be used with all instructions that use numeric values.
The operations are sequentially executed according to the following priority order.

Available operators (priority from top to bottom)

| Priority | Calculation Type | Operator |
| :---: | :---: | :---: |
| High | Unary operator | .H (or .U) upper 8 bits specified, .L (or .D) lower 8 bits specified, . N bit inverted |
|  | Inversion of evaluation | ! |
| $\uparrow$ | Parenthesis operation | () |
|  | Four arithmetic operations | * Multiplication, / division,\% remainder (MOD) |
| $\downarrow$ | Four arithmetic operations | + Addition,-subtraction |
| Low | Logical operation | \& AND (may be \#), \| OR, ^ XOR |
|  | Relational (comparison) operations | = Equal sign (equal),> <> = <= size comparison, <> inequality sign |

## Pseudo Instructions

HD61 supports the following pseudo-instructions.
Basically, it is compatible with the PB-1000 built-in assembler pseudo-instructions, but there are some minor differences such as the use of labels and expressions.

## Pseudo Instructions

| - $\}$ Indicates one of them. However, $\}$ itself is not entered. <br> - [] Can be omitted. However, do not enter [] itself. |  |  |  |
| :---: | :---: | :---: | :---: |
| Pseudo-instruction No. | Pseudoinstruction | Format | Function |
| (1) | ORG | ORG [ address \| LABEL | expression ] | Declare the address where code placement starts to the assembler. <br> Multiple ORGs may be used in a program, but an ORG declaration smaller than the assembly address at the described location cannot be made. <br> This declaration must be written at the top of the program. (In fact, it may be after START or EQU) <br> A label or expression can be used as an operand, but the value must be determined at the time of use. |
| (2) | START | START [ execution start address \| LABEL | expression ] | Give the program execution start address. Can be declared only once during the program. |
| (3) | EQU | ```LABEL : EQU [ number \| LABEL | expression ]``` | Gives the numeric value of the operand for the declared label. Label declaration cannot be omitted. <br> A label or expression can be used for the operand value, but the value must be determined at the time of use. <br> In addition, a character string of up to 2 bytes can be specified by enclosing with a quotation mark. <br> Example) <br> LABEL: EQU "AB"; Substitute \& H4241. (Same as DB pseudoinstruction, from left to lower and higher) |
| (4) | DB | ```[ LABEL :] DB { number \| " string " | LABEL | expression } [, { number | " string " | LABEL | expression } [, . .  ]]``` | The numerical value (and character) string described after operand 1 is stored in memory in bytes. <br> The label on the left side of the DB instruction can be omitted. When specifying a character string, enclose it in double quotations ["] or single quotations [']. <br> Operand value must be in the range of 0 to 255 , and can be described by a label or expression. <br> Example) <br> DB 1, 2, 3, "ABCDEF 01 2", \& H20 <br> DB 'ABCDEF' |
| (5) | DW | ```[ LABEL :] DW { number \| LABEL | expression } [, { number | LABEL | expression } [, . . . ]]``` | The numerical value described after operand 1 is stored in memory in word units. <br> Operands can use labels and expressions, but not strings. This pseudo-instruction is not in PB-1000. |


| (6) | DS | [ LABEL :] DS \{ number \| LABEL | expression \} | A number of bytes equal to the numerical value described in operand 1 is secured in the code memory. <br> 0 is stored in the reserved area. (Undefined data in the PB-1000 built-in assembler) <br> The label on the left side of DS can be omitted. <br> A label or expression can be used for the operand value, but the value must be fixed. |
| :---: | :---: | :---: | :---: |
| (7) | Level | LEVEL Numerical value (0 or 1) | Controls optimization of transfer instructions for CASIO-specific SIR settings ( $S X=31, S Y=30, S Z=0$ ) during assembly. At LEVEL 1, optimization is turned on and transfer instructions for $\$ 31, \$ 30$, and $\$ 0$ are optimized. <br> Turn off optimization at LEVEL 0 and output code compatible with PB-1000 built-in assembler. <br> The default is LEVEL 1. <br> When changing SIR with the PSR instruction, LEVEL 0 must be specified. (For details, refer to HD61 attachment HD61700.S) |
| (8) | IF ~ ELSE ~ <br> ENDIF | \#IF [!] Expression Description 1 [ \#ELSE Description 2 ] \#ENDIF | If the value of operand \# 1 of the \#IF instruction is true (other than 0 ), description 1 is validated and description 2 from \#else to \#endif is invalidated. <br> If operand 1 is false ( 0 ), description 2 is valid. The part of (\#ELSE description 2) can be omitted. <br> The operator! [Reverse evaluation value] can be used in the expression. <br> (The precedence of the! Operator is between the unary operator and the parentheses.) <br> A label can be used in the expression, but the value must be fixed. <br> \# IF ~ \# ELSE ~ \# ENDIF statements can be nested up to 255 levels. |
| (9) | \#INCLUDE | \#INCLUDE (file name) | Include the file described in parentheses in operand 1 when assembling. <br> When the assembler finds this statement, it stops assembling the source file and assembles the file specified by \#INCLUDE. After assembling the specified file, resume assembling the original source file. <br> \#INCLUDE nesting is possible up to 256 levels. <br> If you recursively call an INCLUDE file that has already been opened, an "Invalid Include File Name" error will occur. By default, the list file is output even during \#INCLUDE processing. To control the list output during \#INCLUDE, use the \# NOLIST / \# LIST pseudo-instruction described later. |
| (10) | \#INCBIN | \#INCBIN (\{ file name.BMP \| file name \}) | Include the binary file described in the parentheses of operand 1 when assembling. <br> When the assembler finds this sentence, it converts the specified file into DB format as binary data and reads it. If the address exceeds 64 KB during conversion, the process terminates with an error. <br> When a Windows bitmap format file (extension .BMP) is specified, pixel data is converted into graphic data for LCD display and read. <br> Only monochrome two-color format can be read. (Up to 64KB |


|  |  |  | size limit) <br> For other BMP formats, "Illigal Bitmap File Format" is displayed and the process ends with an error. <br> If a file name with another extension (other than .bmp) is specified, it is converted to DB format as continuous binary data. |
| :---: | :---: | :---: | :---: |
| (11) | \#NOLIST, \#LIST, \#EJECT | \#NOLIST <br> \#LIST <br> \#EJECT | Control output to list (.Ist file). <br> \#NOLIST command stops output of subsequent lines to the .Ist file. <br> Output with the \#LIST command. <br> The \#EJECT instruction outputs LINE FEED (\& hOC). (The page header is also output at the same time.) |
| (12) | \#KC <br> \#AI <br> \#EU | \#KC <br> \#AI <br> \#EU | Specify mnemonic format (KC format / Al format / EU (Europe) format). (Default is \#AI specification) <br> By this specification, the subsequent grammar check process operates according to each format. <br> When \#EU is specified, EU (Europe) format mnemonics are used. For details, refer to [ EU (Europe) mnemonic] in the next section. <br> In the default \#Al specification, if the third operand of the LDM / STM instruction is omitted when assembling, the following warning is displayed to indicate that it has been interpreted in KC format. <br> "WARNING: 'LDM' was interpreted to 'LDD' of the KC form." <br> This is due to the fact that the KC format LDM (LoaD Minus) and STM (STore Minus) have the same mnemonic name as the AI format LDM (LoaD Multi byte) and STM (STore Multi byte). . (Determination of Al format or KC format by presence / absence of third operand) <br> By specifying the pseudo-instruction '\#KC', the warning is not displayed. |

## Programming Points

Using optimization by \$30, \$31, \$ 0
In the CASIO pocket computer (HD61700) system, $\$ 31=0$ and $\$ 30=1$ are always set, and in principle, these settings are not changed.
Using these settings provides various benefits.
For example, when $\$ 2$ is cleared to zero, it is normally done as follows.

| LD | $\$ 2,0$ |
| :--- | :--- |
| Or |  |
| XR | $\$ 2, \$ 2$ |

However, the following method is common for CASIO Pokekon using HD61700.
LD
\$ 2, \$ 31
; $0(=\$ 31)$ is assigned

The reason is that in the CASIO pocket computer (HD61700) system, SIR: specific index register is fixed as $\mathrm{SX}=31$ ( $\$ 31$ specification), $\mathrm{SY}=30(\$ 30$ specification), $\mathrm{SZ}=0$ ( $\$ 0$ specification), these (SX / SY This is because the transfer / calculation using / SZ) can reduce the instruction size and the number of execution clocks by specifying the second operation.
In the above example, when assembled with LEVEL 1 specified, the first two become 3-byte instructions, but the third instruction becomes a 2 -byte instruction.
Conventional commands include the following.

| LD | $\$ 2, \$ 30$ | ; 1 is assigned |
| :--- | :--- | :--- |
| AD | $\$ 2, \$ 30$ | ; Increment: +1 |
| SB | $\$ 2, \$ 30$ | ; Decrement: -1 |
| ADW | $\$ 2, \$ 30$ | ; Word increment: +1 |
| SBW | $\$ 2, \$ 30$ | ; Word decrement: -1 |
| LD | $\$ 2$, (IX $+\$ 31)$ | ; Same operation as LD $\$ 2$, (IX + 0) |
| ST | $\$ 2,($ IX $+\$ 31)$ | ; Same as ST $22,($ IX +0$)$ |

For the same reason, when performing arbitrary operations, if $\$ 0$ (or $\$ 0, \$ 1$ pair) is used as the second operand, optimization by $\$ \mathrm{SZ}$ is performed, and the instruction size and the number of execution clocks are reduced.

This optimization for $\$ \mathrm{SX}=\$ 31, \$ \mathrm{SY}=\$ 30$, and $\$ \mathrm{SZ}=\$ 0$ is effective in almost all transfer / operation systems between main registers.

For details on instructions that can be optimized, see 4. Mnemonic , HD61700.pdf attached to HD61, or HD61700.S (and .lst).

In HD61, LEVEL 1 is specified as the default setting, and assembly is performed using CASIO Pokekon system-compliant optimization (SIR setting is fixed to $\mathrm{SX}=31, \mathrm{SY}=30, \mathrm{SZ}=0$ ). To turn off optimization for $\$ 31, \$ 30$, and $\$ 0$, specify the $/ / \mathrm{n}$ ' option when assembling or set LEVEL 0 using the LEVEL pseudo-instruction.

In that case, it is necessary to explicitly specify indirect with \$ SX / \$ SY / \$ SZ for the instruction that needs to be optimized. (Optimization by indirect specification using SIR works regardless of LEVEL $0 / 1)$

## Mnemonic Format

This section gives a brief description of each mnemonic format. If you are interested in details, please refer to the lst file output after assembling HD61700.S.

## KC Format Mnemonic

An example of the unpublished command format is "KC format".
The KC format is a mnemonic format published in Kota-chan's "KC-Disasemmbler" ( reference (3) ). As with the "AI-assembler format" ( reference (4) ), almost all unpublished commands are supported. The differences between the "AI-assembler" format and the "KC format" are as follows.

## Differences between Al-assembler format and KC format

| Order | AI - Assembler <br> Format | KC <br> format | Remarks |
| :--- | :--- | :--- | :--- |
| Decrement <br> instructions | LDD * | LDM * |  |
|  | STD * | STM * |  |
| Multibyte <br> instructions | $* * M$ | $* * W$ | In the AI-assembler format, the multibyte number is <br> described as ", IM3 ". <br> In KC format, write "( IM3 )" in parentheses. |

Refer to each mnemonic for details.
In Japan, the KC format was not as popular as the AI-assembler format.

- The AI-assembler ( reference (4) ), which appeared as the first HD61700 assembler, had a systematic and easy-to-understand grammar, whereas the KC format uses multibyte instructions to enclose multibyte numbers in parentheses. There were disadvantages in parsing.
- The fact that the systematic explanation of the KC format was not made in the first presentation ( reference (3) ) seems to be one of the reasons why its spread was hindered.

The KC format was partly supported for the first time by the "FX-870P Assembler" ( reference (5) ) and fully supported by the "X-Assembler" ( references (6), (7) ).
In this way, the KC format did not spread, but remained until the end.
In addition to the "Al-assembler format" and "KC format", HD61 supports both unpublished instructions added in "X-Assembler" in both formats. (There may be a subtle omission)

Rev0.41 and later also support DP format (described later).

## EU (Europe) format

"EU format", a format used mainly within the European (Germany) community.
HD61 can be used after Rev0.41 by specifying \#EU (or / eu option).

In Germany, the PB-1000 ROM disassembly list was published in a magazine with explanation in 1988, and unofficially, an environment that supports this EU (Europe) format mnemonic (Pascal card for PB-2000) The information about this mnemonic was widely known because it was provided.
This European mnemonic is said to contain unpublished information provided by CASIO (= close to CASIO genuine notation) due to the publication timing of magazine articles in Germany, etc., and is a very interesting notation.
(Since it was not confirmed by CASIO, it is unknown whether it is true)
On the other hand, the AI format / KC format has been analyzed and named by several analysts who have
nothing to do with CASIO through magazine articles in Japan, and the results are very wonderful. EU format and AI format differ in the following points (1) to (6). For details, refer to the description of each instruction.

| Differences between AI / KC format and EU format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| No. | Difference | AI / KC <br> Format | EU <br> Format | Comment |
| (1) | Specific index register: SIR (Specific Index Register) | $\begin{aligned} & \text { SX, \$ SX } \\ & \text { SY, \$ SY } \\ & \text { SZ, \$ SZ } \end{aligned}$ | $\begin{aligned} & \# 0 \\ & \# 1 \\ & \# 2 \end{aligned}$ | In the EU format, it is called short register: SR (Short Registers). |
| (2) | Register Name | IB | CS | An undisclosed register in Al format, denoted as IB, is denoted as CS in EU format. |
| (3) | Undocumented Mnemonic | PSR | PRA | PRA (Put Ram Address) |
|  |  | GSR | GRA | GRA (Get Ram Address) |
|  |  | STL | OCB | OCB (Output Casio Bus) |
|  |  | LDL | ICB | ICB (Input Casio Bus) |
|  |  | PPO | PCB | PCB (Put Casio Bus) |
|  |  | BUPS IM8 | BUP IM8 |  |
|  |  | BDNS IM8 | BDN <br> IM8 |  |
|  |  | JP \$ C5 | JPW \$ C5 |  |
|  |  | JP (\$ C5) | JPW (\$ C5) |  |
| (4) | Multibyte instructions | * M | * L | In the EU format, "L" (meaning long word?) Is added to the end of the mnemonic for multibyte instructions. |
| (5) | Multibyte count | 2-8 | L2 to L8 | In EU format, the same notation as AI format is also possible. |
| (6) | JUMP expansion Tag expression | JR | J. | This tag can be omitted in AI / KC / EU format. In the EU format, "JR" can also be used. |

## 7-4 Mnemonic

This chapter explains the mnemonics of the HD61700. The operand symbols and mnemonics used in mnemonics are shown below.

List of operand symbols used in mnemonics

| Operand | Symbol | Comment |
| :---: | :---: | :---: |
| Main register | $\begin{aligned} & \$ C 5: \$ 0, \$ 1, \cdots, \$ \\ & 31 \end{aligned}$ | Hexadecimal representation of \$ \& H0, \$ \& H1, • $\cdot \cdot, \$ \&$ H1F is also possible. |
| Specific index register SIR | SX | 5-bit |
|  | SY |  |
|  | SZ |  |
| Indirect specification of main register by specific index register | \$ SX \| \$ (SX) | Main register indicated by SX (default: \$ 31) |
|  | \$ SY \| \$ (SY) | Main register indicated by SY (default: \$ 30) |
|  | \$ SZ \| \$ (SZ) | Main register indicated by SZ (default: \$ 0) |
| Index register IR | IX | 16-bit <br> The IY register can only be used as an end point pointer for block transfer / search instructions. |
|  | IY |  |
|  | IZ |  |
| Stack pointer | SSP | System stack pointer (16-bit) |
|  | USP | User stack pointer (16-bit) |
| Program counter | PC | Program counter (16-bit) |
| flag | Z | Zero flag |
|  | NZ | Non-zero flag |
|  | C | Carry flag |
|  | NC | Non-carry flag |
|  | LZ | Lower-digit zero flag |
|  | UZ | Upper-digit zero flag |
|  | NLZ \| LNZ | Non lower-digit zero flag |
| Status register | KY | KEY input register (16-bit) |
|  | IE | Interrupt enable register (8-bit) |
|  | IA | Interrupt selection register (8-bit) |
|  | IB | Interrupt control and bank control register (8bit); not disclosed |
|  | UA | Upper address specification register (8-bit) |
|  | PD | Port data register (8 bits) |


|  | PE | Port status specification register (8 bits) |
| :---: | :---: | :---: |
|  | TM | Timer register (8 bits) |
| Numerical data | IM3 : 2,3, ..., 8 | 3-bit direct value. Used to specify the number of multibytes. |
|  | IM5 : 0 to 31 or \& H0 to \& H1F | 5-bit direct value. Used for ADBM and SBBM. |
|  | IM8 : 0 to 255 , or \& HOO to \& HFF | 8-bit direct value. |
|  | IM16: 0 to 65535, or \& H0000 to \& HFFFF | 16-bit direct value. |

## Mnemonic Table - Transfer instruction (8 bits)

- $\}$ Indicates one of them. However, $\}$ itself is not entered.
- [] Can be omitted. However, do not enter [] itself.

| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example format |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD (Load) | LD opr1 , opr2 [, (JR) <br> LABEL ] | opr1 $\leftarrow$ opr2 | It does not change | - | Transfer the contents of opr2 to opr1. <br> Unreleased but with jump extension. <br> By adding an address label to operand 3 when a specific combination of opr1 and opr2 is executed, a relative jump is made after execution of the transfer. <br> Operand 3 and JR tag can be omitted. <br> There are six types of operand combinations that can be used with the LD instruction. Refer to the following for the applicability of jump extension. |  |
|  | $\begin{aligned} & \text { LD \$ C5 } \\ & \text {, } \$ \mathbf{C 5}[ \\ & (\mathrm{JR}) \\ & \text { LABEL ] } \end{aligned}$ | ```opr1 @ $ C5 < opr2 @ $ C5``` |  | $\begin{aligned} & 3+3+6= \\ & 12 \\ & (\mathrm{JR}:+3) \end{aligned}$ | Transfer between main registers | LD \$ 2, \$ 0; \$ 0 data transferred to \$ 2 |
|  | $\begin{aligned} & \text { LD \$ C5 } \\ & ,(\$ \boldsymbol{A}) \\ & {[,(\mathrm{JR})} \\ & \text { LABEL ] } \end{aligned}$ | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ } \\ & (\$ \mathrm{~A}) \end{aligned}$ |  | $\begin{aligned} & \$ A=\$ \\ & \text { SIR: } 3+8+ \\ & 3=14 \\ & \$ A=\$ C 5: \end{aligned}$ | Transfer from external memory to main register (1) \$ $A$ is $\$ C 5, \$$ SIR. | LD \$ 2, (\$ 0); <br> Transfer external memory data addressed to \$ 0 |


|  |  |  |  | $\begin{aligned} & 3+3+8+ \\ & 3=17 \\ & (J R:+3) \end{aligned}$ | opr2 is little endian and 2 bytes. <br> The bank is for the UA register IX. | (lower) and \$ 1 (upper) to \$2 LD \$ 2, (\$ SZ); SZ = 0 by default, so the same operation as LD \$ $2,(\$ 0)$ is executed at high speed |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LD \$ C5 <br> , (\{IX \| <br> $I Z\} \pm \$$ <br> C5 ) | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ } \\ & (\{\|X\| I Z\} \pm \$ \\ & \text { C5) } \end{aligned}$ |  | $\begin{aligned} & 3+3+6+ \\ & 5=17 \end{aligned}$ | Transfer from external memory to main register (2) Specification by index register $\pm$ main register (8 bits). <br> No jump extension. | LD \$ 2, (IX + \$ <br> 31); Transfer external memory data addressed to IX + \$ 31 to \$ 2. |
|  | LD \$ C5 <br> , (\{IX \| <br> $I Z\} \pm$ <br> IM8 ) | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ } \\ & (\{I X \mid I Z\} \pm \\ & \text { IM8) } \end{aligned}$ |  | $\begin{aligned} & 3+3+6+ \\ & 5=17 \end{aligned}$ | Transfer from external memory to main register (3) Specification by index register $\pm 8$-bit immediate value. No jump extension. | LD \$ 2, (IX + 123); <br> Transfer external memory data addressed to IX + 123 to \$ 2. |
|  | LD \$ C5 <br> , IM8 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ } \\ & \text { IM8 } \end{aligned}$ |  | $\begin{aligned} & 3+3+6= \\ & 12 \\ & (\mathrm{JR}:+3) \end{aligned}$ | Transfer 8-bit immediate data to the main register | $\text { LD \$ 4,123; } 123$ <br> transferred to \$ 4 |
|  | $\begin{aligned} & \text { LD \$ } \mathbf{C 5} \\ & , \$ \text { SIR [, } \\ & (J R) \\ & \text { LABEL ] } \end{aligned}$ | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ \$ } \\ & \text { SIR } \end{aligned}$ |  | $\begin{aligned} & 3+6=9 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | Indirect transfer of main register by specific index register SIR (undisclosed instruction) <br> Compared with normal register specification, the instruction code is 1 byte shorter. (When LEVEL 0 is specified) As a result, the execution clock is shortened and used frequently in ROM. In the EU format, $\mathrm{SX}=$ \# $0, S Y=\# 1, S Z=\# 2$, and the JR tag can be omitted and "J." can be written. | LD \$ 4, \$ SX; The main register value (8 bits) indicated by \$ SX is transferred to \$ 4. By default, \$ SX = \$ $31=0$. <br> EU format <br> LD \$ 4, \# 0; LD \$ <br> 4, \$ SX <br> LD \$4, \# 0, <br> J.LABEL; |
| LDI (Load Increment) | LDI \$ C5 $, ~(I R \pm$ <br> A) | $\$ C 5 \leftarrow(I R \pm$ <br> A) $\begin{aligned} & I R \leftarrow I R \pm A \\ & +1 \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+5=14 \\ & A=\$ C 5: 3 \\ & +3+6+5 \end{aligned}$ | After the contents of the external memory with ( $I R \pm A$ ) as the address are transferred | LDI \$ 4, (IX + \$ 2); <br> Specify main register LDI \$ 4, (IZ- \$ 2); |


|  |  |  |  | $\begin{aligned} & =17 \\ & A=I M 8: 3 \\ & +3+6+5 \\ & =17 \end{aligned}$ | to the main register \$ C5, the incremented transfer memory address is assigned to IR. <br> IR is $I X, I Z$. <br> For A, \$ C5, SIR, and IM8 are applicable. | LDI \$ 4, (IX + \$ <br> SX); Indirect designation by SIR (unpublished) LDI \$4, (IZ- \$ SY); LDI \$ 4, (IX + 123); 8-bit immediate designation LDI \$ 4, (IZ-123); |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDD <br> (Load <br> Decrement) | $\begin{aligned} & \text { LDD } \$ \\ & C 5,(I R \\ & \pm A) \end{aligned}$ | $\$ C 5 \leftarrow(I R \pm$ <br> A) $I R \leftarrow I R \pm A$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+3=12 \\ & A=\$ \text { C5: } 3 \\ & +3+6+3 \\ & =15 \\ & A=I M 8: 3 \\ & +3+6+3 \\ & =15 \end{aligned}$ | Transfer the contents of the external memory whose address is (IR $\pm$ A) to the main register $\$$ C5, and then assign the transfer memory address to IR. Unlike the association from the LDI instruction, it does not actually decrease, but the execution clock is shorter. <br> $I R$ is $I X, I Z$. \$ C5, SIR, IM8 can be applied to A. | LDD \$ 4, (IX- \$ 2); <br> Specify main register <br> LDD \$ 4, (IZ + \$ <br> 2); <br> LDD \$ 4, (IX- \$ <br> SX); Indirect designation by SIR (unpublished) LDD \$ 4, (IZ + \$ <br> SZ); <br> LDD \$ 4, (IX-123); <br> 8-bit immediate designation LDD \$4, (IZ + 123); |
| LDC <br> (Load Check) | LDC \$ C5, opr2 [, (JR) LABEL ] | No operation | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6=9 \\ & A=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | Operands can be specified in the same format as the LD instruction, but no processing is actually performed and only instruction decoding is performed. <br> Delay processing as with the NOP instruction. However, if there is a label in the third operand, a relative jump is made. (JR tag can be omitted) | LDC \$ 4, \$ 2; <br> Main register specified LDC \$ 4, \$ SX; Indirect designation by SIR <br> LDC \$ 4,128; 8bit immediate designation LDC \$ 4, \$ 3, ERROR; Register specification + Jump expansion |
| ST <br> (Store) | ST \$ C5 <br> , (IR $\pm$ <br> A) | $\$ C 5 \rightarrow(I R \pm$ <br> A) | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+5=14 \\ & A=\$ C 5 \\ & I M 8: 3+3 \\ & +6+5= \\ & 17 \end{aligned}$ | The contents of the first operand \$ C5 are stored in an external memory whose address is (IR $\pm$ A). <br> Note that the transfer direction is opposite to the LD command. $I R$ is $I X, I Z$. | ST \$ 4, (IX + \$ 2); <br> Specify main register <br> ST \$ 4, (IZ-\$ 2); <br> ST \$ 4, (IX + \$ <br> SX); Indirect designation by SIR (unpublished) ST \$ 4, (IZ- \$ SY); |


|  |  |  |  |  | \$ C5, SIR, IM8 can be applied to A. | ST \$ 4, (IX + 123); <br> 8-bit immediate designation ST \$ 4, (IZ-123); |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST <br> (Store \$) | $\begin{aligned} & \text { ST \$ C5 } \\ & ,(\boldsymbol{A})[, \\ & (\mathrm{JR}) \\ & \text { LABEL }] \end{aligned}$ | \$ C5 $\rightarrow$ (A) | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 8+3=14 \\ & A=\$ C 5: 3 \\ & +3+8+3 \\ & =17 \\ & \text { (JR: }+3) \end{aligned}$ | The contents of the first operand \$ C5 are stored in the external memory with $A$ as the address. Note that the transfer direction is opposite to the LD command. <br> A can be $\$ \mathrm{C} 5$, SIR. If there is a label in the third operand, a relative jump is made after the transfer. (JR tag can be omitted) | ST \$ 2, (\$ 0); Second operation specification (2 bytes) ?? 3 bytes ST \$ 2, (\$ SZ); Indirect specification by SIR (2 bytes). Virtually only \$ $\mathrm{SZ}=\$ 0$ can be used. (\$ SX = \$ 31 (\$ 31, \$ 0 pair), \$ SY = \$ $30(\$ 30, \$$ 31 pair = 0001) can be specified, but the utility value is low.) ST \$ 2, (\$ 10); Normal (3 bytes) ST \$ 2, (\$ 10), LABEL; Jump expansion (4 bytes) |
| ST <br> (Store IM8) undisclosed instruction | $\begin{aligned} & \text { ST IM8, } \\ & (\$ \text { SIR } \end{aligned}$ | $\begin{aligned} & \text { IM8 } \rightarrow \text { (\$ } \\ & \text { SIR) } \end{aligned}$ | It does not change | $\begin{aligned} & 3+3+8+ \\ & 3=17 \end{aligned}$ | The 8-bit immediate value of the first operand is stored in the external memory indicated by the main register specified indirect by SIR. Note that the transfer direction is opposite to the LD command. <br> Virtually only $\$ \mathrm{SZ}=\$ 0$ can be used. (\$ SX = \$ 31 (\$ 31, \$ 0 pair), \$ SY $=\$ 30(\$ 30, \$ 31$ pair $=$ 0001) can be specified, but the utility value is low.) | ST 123, (\$ SZ); |
| ST <br> (Store IM8 to Register) undisclosed instruction | $\begin{aligned} & \text { ST IM8, } \\ & \$ \text { C5 } \end{aligned}$ | IM8 $\rightarrow$ \$ C5 | It does not change | $\begin{aligned} & 3+3+11 \\ & =17 \end{aligned}$ | The 8-bit immediate value of the first operand is stored in the main register specified by the second operand. Note that the transfer direction is opposite to | ST 123, \$ 0; |


|  |  |  |  |  | the LD command. Same behavior as LD \$ C5, IM8, but no Jump extension. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STI <br> (Store Increment) | $\begin{aligned} & \text { STI \$ C5 } \\ & \text {, ( IR } \pm \\ & \boldsymbol{A}) \end{aligned}$ | $\$ \mathrm{C} 5 \rightarrow(\mathrm{IR} \pm$ <br> A) $\begin{aligned} & I R \leftarrow I R \pm A \\ & +1 \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+5=14 \\ & A=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6+5= \\ & 17 \end{aligned}$ | The contents of the first operand \$ C5 are stored in an external memory whose address is (IR $\pm$ A). <br> In IR, the incremented transfer destination address is stored. Note that the transfer direction is opposite to the LD command. <br> IR is IX, IZ. <br> \$ C5, SIR, IM8 can be applied to A. | STI \$ 4, (IX + \$ 2); <br> Specify main register <br> STI \$ 4, (IZ- \$ 2); <br> STI \$ 4, (IX + \$ <br> SX ); Indirect designation by SIR <br> STI \$ 4, (IZ- \$ SY); STI \$4, (IX + 123); 8-bit immediate designation STI \$ 4, (IZ-123); |
| STD <br> (Store Decrement) undisclosed instruction | $\begin{aligned} & \text { STD \$ } \\ & \text { C5, ( IR } \\ & \pm \boldsymbol{A}) \end{aligned}$ | $\$ \mathrm{C} 5 \rightarrow(\mathrm{IR} \pm$ <br> A) $I R \leftarrow I R \pm A$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+3=12 \\ & A=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6+3= \\ & 15 \end{aligned}$ | The contents of the first operand \$ C5 are stored in an external memory whose address is (IR $\pm$ A). <br> The transfer destination address is stored in IR. As with LDD , the decrement associated with the name is not actually performed. Note that the transfer direction is opposite to the LD command. IR is IX, IZ. \$ C5, SIR, IM8 can be applied to $A$. | STD \$ 4, (IX + \$ <br> 2); Specify main register <br> STD \$ 4, (IZ-\$ 2); <br> STD \$ 4, (IX + \$ <br> SX); Indirect designation by SIR <br> STD \$ 4, (IZ-\$ <br> SY); <br> STD \$ 4, (IX + 123); 8-bit immediate designation STD \$ 4, (IZ-123); |
| PPS <br> (Pop by <br> System stack pointer) | PPS \$ C5 | $\begin{aligned} & \$ C 5 \leftarrow(S S) \\ & S S \leftarrow S S+1 \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+5= \\ & 14 \end{aligned}$ | After the contents of external memory specified by SS are stored in main register \$ C5, SS is incremented. | PPS \$ 2; |
| PPU <br> (Pop by User stack pointer) | PPU \$ <br> C5 | $\begin{aligned} & \$ C 5 \leftarrow(U S) \\ & U S \leftarrow U S+1 \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+5= \\ & 14 \end{aligned}$ | After storing the contents of the external memory specified by US in main register \$ C5, US is incremented. | PPU \$ 2; |
| PHS <br> (Push by System stack pointer) | PHS \$ <br> C5 | $\begin{aligned} & \$ \mathrm{C} 5 \rightarrow \text { (SS- } \\ & 1) \\ & \mathrm{SS} \leftarrow \mathrm{SS}-1 \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+3= \\ & 12 \end{aligned}$ | After storing the value of main register \$ C5 in the external memory specified by SS-1, SS is decremented. | PHS \$ 2; |


| PHU <br> (Push by User stack pointer) | PHU \$ <br> C5 | $\begin{aligned} & \$ \text { C5 } \rightarrow \text { (US- } \\ & 1) \\ & \text { US } \leftarrow \text { US-1 } \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+3= \\ & 12 \end{aligned}$ | After storing the value of main register \$ C5 in the external memory specified by US-1, decrement US. | PHU \$ 2; |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GFL <br> (Get Flag) | GFL \$ C5 [, <br> (JR) <br> LABEL ] | \$ C5 ¢F | It does not change | $\begin{aligned} & 3+6=9 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | The contents of the flag register are stored in the main register \$ C5 designated by the first operand. <br> If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) | GFL \$2; GFL \$ 2, LABEL; Jump expansion |
| PFL <br> (Put Flag) | PFL $\boldsymbol{A}$ [, <br> (JR) <br> LABEL ] | $A \rightarrow F$ | Change with the value of A | $\begin{aligned} & A=\$ \mathrm{C} 5: 3 \\ & +6=9 \\ & \mathrm{~A}=\mathrm{IM} 8: 3 \\ & +3+6= \\ & 12 \\ & \text { (JR: +3) } \end{aligned}$ | Store the contents of $A$ in operand 1 in the flag register. (Only the upper 4 bits can be set .) A is \$ C5, IM8. If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) | PFL \$ 2; <br> PFL \$ 2, LABEL; <br> Jump expansion |
| GPO <br> (Get Port) | $\begin{aligned} & \text { GPO \$ } \\ & \text { C5 [, } \\ & \text { (JR) } \\ & \text { LABEL }] \end{aligned}$ | \$ C5 ¢ Port | It does not change | $\begin{aligned} & 3+6=9 \\ & (J R:+3) \end{aligned}$ | The contents of the port terminal are stored in the main register \$ C5 specified by the first operand. <br> If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) | GPO \$ 2; <br> GPO \$ 2, LABEL; <br> Jump expansion |
| GST <br> (Get Status) | GST <br> Sreg, \$ <br> C5 [, <br> (JR) <br> LABEL ] | \$ C5 ¢ Sreg | It does not change | $\begin{aligned} & 3+6=9 \\ & \text { (JR: +3) } \end{aligned}$ | The contents of the status register are stored in the main register \$ C5 specified by the second operand. Sreg = PE, PD, UA, IA, IE, TM, IB. <br> If there is a label for the third operand, a relative jump is made after the transfer. (JR tag can be omitted) The storage direction is the same as ST and minority. | GST PE, \$ 2; <br> GST IB, \$ 2; <br> Interrupt control <br> / bank control register <br> (undisclosed instruction) <br> GST TM, \$ 2, <br> LABEL; Jump <br> expansion <br> GST IB, \$ 2, <br> LABEL; Relative <br> jump <br> (undisclosed <br> instruction) after <br> storing interrupt |


|  |  |  |  |  |  | control / bank control register in \$ 2 <br> EU format <br> GST CS, \$ 2; <br> Interrupt control <br> / bank control <br> register <br> (undisclosed <br> instruction) <br> GST CS, \$ 2, <br> J.LABEL; Relative <br> jump <br> (undisclosed instruction) after storing interrupt control / bank control register in \$ 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PST <br> (Put Status) | GST <br> Sreg, A <br> [, (JR) <br> LABEL ] | Sreg $\leftarrow \mathrm{A}$ | It does not change | $\begin{aligned} & A=\$ C 5: 3 \\ & +6=9 \\ & A=I M 8: 3 \\ & +3+6= \\ & 12 \\ & \text { (JR: +3) } \end{aligned}$ | Stores the value of $A$ specified by the second operand in the status register. <br> Sreg = PE, PD, UA, IA, IE, TM, IB. <br> A is \$ C5, IM8. <br> If there is a label for the third operand, a relative jump is made after the transfer. (JR tag can be omitted) | PST PE, \$ 2; Main register transfer PST IB, \$ 2; <br> Interrupt control / bank control register (undisclosed instruction) PST TM, \$ 2, LABEL; Jump expansion PST IB, \$ 2, LABEL; Relative jump (undisclosed instruction) after storing value of \$ 2 in interrupt control / bank control register PST UA, 123; 8bit immediate value transfer PST IB, 123; Interrupt control / bank control register (undisclosed instruction) EU format PST CS, \$ 2; Interrupt control / bank control |


|  |  |  |  |  |  | register <br> (undisclosed <br> instruction) <br> PST CS, 123, <br> J.LABEL; Relative <br> jump <br> (undisclosed instruction) after storing 123 in interrupt control / bank control register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STL <br> (Store data to LCD) undisclosed instruction | $\begin{array}{\|l} \text { STL } A[, \\ \text { (JR) } \\ \text { LABEL ] } \end{array}$ | $A \rightarrow$ LCD | It does not change | Without <br> JR: $3+15$ <br> $=18$ With <br> JR: $3+3+$ <br> $14=20$ | Outputs the A value specified by the first operand to the LCD data area. <br> $A$ is $\$ \mathrm{C} 5, \mathrm{IM} 8$. <br> If $\$ \mathrm{C} 5$ is specified and there is a label for the second operand, a relative jump occurs after transfer. (JR tag can be omitted) | STL \$ 2; Main register STL \$ 2, LABEL; Jump expansion STL 123; 8-bit immediate value output EU format OCB \$ 2; main register OCB \$ 2, LABEL; Jump extension OCB 123; 8-bit immediate value output |
| LDL (Load data from LCD) undisclosed instruction | LDL \$ <br> C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ C 5 \leftarrow \text { LCD } \\ & \text { port data } \end{aligned}$ | It does not change | Without <br> JR: $3+15$ <br> $=18$ With <br> JR: $3+3+$ <br> $14=20$ | The value of the LCD data port is stored in the first operand \$ C5 according to the transfer protocol set in advance in the LCDC. Since reading is performed in units of 4 bits, graphic data on the screen is read with the upper and lower 4 bits replaced. <br> For example, if the dot on the screen is \& H4A display, executing LDL \$ C5 results in \$ C5 = \& HA4. <br> The readout procedure is as follows. <br> (1) Specify drawing mode (anything) and LCD coordinate position to LCDC. (STLM after PPO \& HDF) <br> (2) Set read command | LDL \$ 2; Main register LDL \$ 2, LABEL; Jump extension EU format ICB \$ 2; Main register ICB \$ 2, LABEL; Jump expansion |


|  |  |  |  |  | (\& HE1) to LCDC. (After PPO \& hDF, STL \& HE1) (3) Execute LDL with data RAM specified. (LDL after PPO \& HDE) If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PPO <br> (Put Icd control Port) undisclosed instruction | PPO A [, <br> (JR) <br> LABEL ] | $\mathrm{A} \rightarrow \mathrm{LCD}$ <br> control port | It does not change | $\begin{aligned} & A=\$ C 5: 3 \\ & +6=9 \\ & A=I M 8: 3 \\ & +3+6= \\ & 12 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | Outputs the A value specified by the first operand to the LCD control port. A is $\$ \mathrm{C} 5, \mathrm{IM} 8$. If $\$ C 5$ is specified and there is a label for the second operand, a relative jump is performed after the transfer. (JR tag can be omitted) | PPO \$ 2; Main register PPO \$ 2, LABEL; Jump expansion PPO 123; 8-bit immediate value output EU format PCB \$ 2; Main register PCB \$ 2, LABEL; Jump expansion PCB 123; 8-bit immediate value output |
| PSR <br> (Put Specific index Register) undisclosed instruction | $\begin{aligned} & \text { PSR SIR } \\ & , \boldsymbol{A}[, \\ & (\mathrm{JR}) \\ & \text { LABEL }] \end{aligned}$ | SIR $\leftarrow A$ | It does <br> not <br> change | $\begin{aligned} & 3+6=9 \\ & (\text { JR: }+3) \end{aligned}$ | PSR SX, \$ 2; Main register <br> PSR SY, \$ 2, LABEL; Jump expansion <br> PSR SZ, 15; 5-bit immediate value (0-31) <br> EU format <br> PRA \# 1, \$ 2; Main register <br> PRA \# 2, \$ 2, J.LABEL; Jump expansion <br> PRA \# 0,15; 5-bit immediate value (0-31) |  |
|  | The value of the second operand $A$ is stored in the specific index register SIR designated by the first operand . SIR = SX, SY, SZ. <br> A is $\$ \mathrm{C} 5, \mathrm{IM} 8$. <br> If $\$ \mathrm{C} 5$ is specified and there is a label for the third operand, a relative jump is performed after transfer. (JR tag can be omitted) If this command is used to change the SIR setting (usually fixed at $S X=31, S Y=30, S Z=0$ ) and control is returned to the system, it will run out of control. <br> When users change SIR, the following cautions are required. <br> (1) Disable interrupts while changing SIR. <br> (2) When returning to ROM processing or calling ROM processing, return SIR to its original setting. <br> (3) Coding the optimization switch with OFF (LEVEL 0) specified. <br> (Because it is optimized at $\$ 31, \$ 30$, and $\$ 0$ at LEVEL 1 , the code gets confused.) |  |  |  |  |  |
| GSR <br> (Get Specific index Register) undisclosed instruction | $\begin{aligned} & \text { GSR SIR } \\ & \text {, \$ C5 [, } \\ & \text { (JR) } \\ & \text { LABEL ] } \end{aligned}$ | SIR $\rightarrow$ \$ C5 | It does not change | $\begin{aligned} & 3+6=9 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | The contents of the specific index register SIR designated by the first operand are stored in the main register \$ | GSR SX, \$2; <br> GSR SY, \$ 2, <br> LABEL; Jump <br> expansion <br> EU format |


|  |  |  |  |  | C5 of the second operand. SIR = SX, SY, SZ. <br> If there is a label for the third operand, a relative jump is made after the transfer. (JR tag can be omitted) | GRA \# 2, \$ 2; GRA \# 0, \$ 2, J.LABEL; Jump expansion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic Table - Transfer Instruction (16 bits) |  |  |  |  |  |  |
| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example format |
| LDW <br> (Load Word) | LDW opr1, opr2 [, (JR) LABEL ] | opr1 $\leftarrow$ opr2 | It does not change | - | Transfer the contents of opr2 to opr1. <br> Unreleased but with jump extension. <br> By adding an address label to operand 3 when a specific combination of opr1 and opr2 is executed, a relative jump is made after execution of the transfer. <br> Operand 3 and JR tag can be omitted. <br> There are five types of operand combinations that can be used with the LD instruction. Refer to the following for the applicability of the jump extension. |  |
|  | LDW \$ <br> C5, \$ <br> C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ \$ } \\ & \text { C5 } \end{aligned}$ |  | $\begin{aligned} & 3+3+11 \\ & =17 \\ & (J R:+3) \end{aligned}$ | Transfer between main registers | LDW \$ 2, \$ 0; \$ <br> $0, \$ 1$ data transferred to \$ 2, \$ 3 |
|  | LDW \$ C5, (\$ <br> A) [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ } \\ & (\$ \mathrm{~A}) \end{aligned}$ |  | $\begin{aligned} & \$ A=\$ \\ & \text { SIR: } 3+8+ \\ & 3+3=17 \\ & \$ A=\$ C 5: \\ & 3+3+8+ \\ & 3+3=20 \\ & (J R:+3) \end{aligned}$ | Transfer from external memory to main register (1) opr1 and opr2 are little endian and 2 bytes. $\$ \mathrm{~A}$ is $\$ \mathrm{C} 5, \$$ SIR. \$ Bank applies to UA register IX. | LDW \$ 2, (\$ 0); <br> Transfer external memory data with addresses \$ 0 (lower) and \$ 1 (upper) to \$ 2, \$ 3 <br> LDW \$ 2, (\$ SZ); SZ = 0 by default, so the same operation as LDW $\$ 2$, $(\$ 0)$ is |


|  |  |  |  |  |  | executed at high speed |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LDW \$ C5, (\{IX $\mid I Z\} \pm \$$ C5 ) | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \leftarrow \text { opr2 @ } \\ & (\{I X \mid I Z\} \pm \$ \\ & \text { C5) } \end{aligned}$ |  | $\left\lvert\, \begin{aligned} & 3+3+6+ \\ & 3+5=20 \end{aligned}\right.$ | Transfer from external memory to main register (2) Specification by index register $\pm$ main register (8 bits). <br> No jump extension. | LDW \$ 2, (IX + \$ <br> 31); Transfer external memory data addressed to IX + \$ 31 to \$ 2, \$ 3 |
|  | LDW \$ C5, IM16 | $\$ \mathrm{C} 5 \leftarrow$ <br> IM16 |  | $\left\lvert\, \begin{aligned} & 3+3+3+ \\ & 14=23 \end{aligned}\right.$ | Transfer 8-bit immediate data to the main register | LD \$ 4, \& H7012; \& H12 stored in $\$ 4, \& H 70$ stored in \$ 5 |
|  | LDW \$ C5 , \$ SIR [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ C 5 \leftarrow \$ \\ & \text { SIR } \end{aligned}$ |  | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | Indirect transfer of main register by specific index register SIR (unpublished instruction) Compared with normal register specification, the instruction code is shortened by 1 byte. (When LEVEL 0 is specified) <br> The execution clock is shortened accordingly, and it is frequently used in ROM. <br> In the EU format, $\mathrm{SX}=$ \# $0, S Y=\# 1, S Z=\# 2$, and the JR tag can be omitted and "J." can be written. | LDW \$ 4, \$ SX; Stores the main register value (8 bits) indicated by \$ SX in \$ 4 and the main register value ( 8 bits) of the main register +1 indicated by \$ SX in \$5. By default, $\$ \mathrm{SX}=\$$ $31=0, \$ \mathrm{SX}+1=$ \$ 0 (variable). LDW \$ 4, \$ SZ; Since $S Z=0$ by default, \$ $4=\$$ $0, \$ 5=\$ 1$ is assigned. EU format LDW \$ 4, \# 0; LD \$ 4, \$ SX LDW \$ 4, \# 0, J.LABEL; |
| LDIW <br> (Load <br> Increment Word) | LDIW \$ C5, (IR $\pm$ A) | $\begin{aligned} & \$ C 5, \$ C 5+ \\ & 1 \leftarrow(I R \pm A) \\ & I R \leftarrow I R \pm A \\ & +2 \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+3+5= \\ & 17 \\ & A=\$ \text { C5: } 3 \\ & +3+6+3 \\ & +5=20 \end{aligned}$ | After the contents of the external memory with ( $I R \pm A$ ) as the address are transferred to the main registers \$ C5 and \$ C5 + 1, the value obtained by adding 2 to the transfer memory address is assigned to IR. IR is IX, IZ. For A, \$ C5 and SIR are applicable. <br>  | LDIW \$ 4, (IX + \$ <br> 2); Specify main register <br> LDIW \$ 4, (IZ- \$ <br> 2); <br> LDIW \$ 4, (IX + \$ <br> SX); Indirect designation by SIR <br> (unpublished) <br> LDIW \$ 4, (IZ- \$ <br> SY); |


|  |  |  |  |  | $\begin{aligned} & H 7000, \$ 0=1, \\ & \$ 2 \leftarrow(\& H 7001 \end{aligned}$ <br> memory contents) $\$ 3 \leftarrow$ (\& H7002 memory contents) IX \& \& H7003 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDDW <br> (Load <br> Decrement Word) | $\begin{aligned} & \text { LDDW } \$ \\ & C 5,(I R \\ & \pm \boldsymbol{A}) \end{aligned}$ | $\begin{aligned} & \$ C 5, \$ C 5-1 \\ & \leftarrow(I R \pm A) \\ & I R \leftarrow I R \pm A- \\ & 1 \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 3+6+3= \\ & 15 \\ & A=\$ C 5: 3 \\ & +3+6+3 \\ & +3=18 \end{aligned}$ | $\begin{aligned} & \text { Transfer the contents of } \\ & \text { external memory whose } \\ & \text { address is (IR } \pm \text { A) to the } \\ & \text { main registers \$ C5 and } \\ & \$ \text { C5-1, and substitute } \\ & \text { IR with the } \\ & \text { decremented transfer } \\ & \text { memory address. } \\ & \text { IR is IX, IZ. } \\ & \text { For A, \$ C5 and SIR are } \\ & \text { applicable. } \\ & \text { Note that, unlike LDW } \\ & \text { and LDIW, the main } \\ & \text { register pair numbers } \\ & \text { are \$ C5 and \$ C5-1. } \\ & \text { For example, if IX = \& } \\ & \text { H7000, \$ } 0=1 \text { in LDDW } \\ & \$ 2, \text { (IX + \$ } 0 \text { ), } \\ & \$ 2 \leftarrow(\& \text { H7001 } \\ & \text { memory contents) } \\ & \$ 1 \leftarrow \text { \& H7000 } \\ & \text { memory contents) } \\ & \text { IX \& H7000 (last } \\ & \text { accessed address) } \end{aligned}$ | LDDW \$ 4, (IX- \$ <br> 10); Specify main register <br> LDDW \$ 4, (IZ + \$ 10); <br> LDDW \$ 4, (IX- \$ <br> SX); Indirect designation by SIR (unreleased) LDDW \$ 4, (IZ + \$ SZ); |
| LDCW <br> (Load Check Word) | LDCW \$ <br> C5, A [, <br> (JR) <br> LABEL ] | No operation | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 11=14 \\ & A=\$ \text { C5: } 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | Operands can be specified in the same format as the LDW instruction, but no processing is actually performed and only instruction decoding is performed. <br> Delay processing as with the NOP instruction. A = \$ C5, SIR. However, if there is a label in the third operand, a relative jump is made. (JR tag can be omitted) | LDCW \$ 4, \$ 2; <br> Specify main register <br> LDCW \$ 4, \$ SX; <br> Indirect <br> designation by SIR <br> LDCW \$ 4, \$ 3, ERROR; Register specification + Jump expansion LDCW \$ 4, \$ SZ, LABEL; Indirect specification with SIR + Jump expansion |
| STW <br> (Store Word) | ST \$ C5 <br> , (IR $\pm$ <br> A) | $\$ C 5 \rightarrow(I R \pm$ <br> A) $\begin{aligned} & \$ C 5+1 \rightarrow \\ & (I R \pm A+1) \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+3+5= \\ & 17 \\ & A=\$ C 5: 3 \end{aligned}$ | The contents of the first operand main resist pair \$ C5, \$ C5 + 1 are stored in an external | STW \$ 4, (IX + \$ <br> 2); Specify main register |


|  |  |  |  | $\begin{aligned} & +3+6+3 \\ & +5=20 \end{aligned}$ | memory whose address is ( $I R \pm A$ ). <br> Note that the transfer direction is opposite to the LD command. <br> IR is $\mathrm{IX}, \mathrm{IZ}$. <br> A can be $\$ \mathrm{C} 5$, SIR. | STW \$ 4, IZ- \$ <br> 2); <br> STW \$ 4, (IX + \$ <br> SX); Indirect <br> designation by <br> SIR <br> (unpublished) <br> STW \$ 4, (IZ- \$ <br> SY); |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STW <br> (Store Word \$) | STW \$ C5, (A <br> ) [, (JR) <br> LABEL ] | $\begin{aligned} & \$ C 5 \rightarrow(A) \\ & \$ C 5+1 \rightarrow \\ & (A+1) \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 8+3+3= \\ & 17 \\ & A=\$ C 5: 3 \\ & +3+8+3 \\ & +3=20 \\ & (J R:+3) \end{aligned}$ | The contents of the main register pair \$ C5, $\$ \mathrm{C} 5+1$ of the first operand are stored in an external memory having addresses $A$ (lower) and A + 1 (upper). <br> Note that the transfer direction is opposite to the LD command. <br> A can be $\$ \mathrm{C} 5$, SIR. <br> If there is a label in the third operand, a relative jump is made after the transfer. (JR tag can be omitted) | STW \$ 2, (\$ 0); <br> second <br> operation <br> specification (2 <br> bytes) ?? 3 bytes <br> STW \$ 2, (\$ SZ); <br> Indirect <br> specification by <br> SIR (2 bytes). <br> Virtually only \$ <br> SZ = $\$ 0$ can be <br> used. $(\$ \mathrm{SX}=\mathrm{\$}$ <br> 31 (\$ 31, \$ 0 <br> pair), \$ SY = \$ 30 <br> (\$ 30, \$ 31 pair = <br> 0001) can be <br> specified, but <br> the utility value <br> is low.) <br> STW \$ 2, (\$ 10); <br> Normal (3 bytes) <br> STW \$ 2, (\$ 10), <br> LABEL; Jump <br> expansion (4 <br> bytes) <br> STW \$ 2, (\$ SZ), <br> LABEL; Indirect <br> specification <br> with SIR + Jump <br> extension (3 <br> bytes) |
| STW <br> (Store IM16) undisclosed instruction | STW <br> IM16, ( \$ SIR ) | $\begin{aligned} & \text { IM16 } \rightarrow \text { (\$ } \\ & \text { SIR) } \end{aligned}$ | It does not change | $\begin{aligned} & 3+3+3+ \\ & 8+3+3= \\ & 23 \end{aligned}$ | The 16 -bit immediate value of the first operand is stored in the external memory indicated by the main register specified indirect by SIR. Note that the transfer direction is opposite to the LD command. <br> Virtually only $\$ \mathrm{SZ}=\$ 0$ can be used. (\$ SX = \$ | STW \& H7023, (\$ <br> SZ); Indirect designation by SIR <br> STW \& H7023, (\$ 0); Available at LEVEL 1. Cannot be used at LEVEL 0. |


|  |  |  |  |  | 31 (\$ 31, \$ 0 pair), \$ SY $=\$ 30(\$ 30, \$ 31$ pair $=$ 0001) can be specified, but the utility value is low.) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STIW <br> (Store <br> Increment <br> Word) | STIW \$ <br> C5, (IR <br> $\pm$ A) | $\$ \mathrm{C} 5 \rightarrow(\mathrm{IR} \pm$ <br> A) $\begin{aligned} & \$ C 5+1 \rightarrow \\ & (I R \pm A+1) \\ & I R \leftarrow I R \pm A \\ & +2 \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+3+5= \\ & 17 \\ & A=\$ C 5, \\ & I M 8: 3+3 \\ & +6+3+5 \\ & =20 \end{aligned}$ | The contents of the first operand main resist pair \$ C5, \$ C5 + 1 are stored in an external memory whose address is ( $I R \pm A$ ). <br> $I R \pm A+2$ is stored in IR. Note that the transfer direction is opposite to the LD command. IR is IX, IZ. <br> A can be $\$ \mathrm{C} 5, \mathrm{SIR}$. | $\begin{aligned} & \text { STI \$ 4, (IX + \$ 2); } \\ & \text { Specify main } \\ & \text { register } \\ & \text { STI \$4, (IZ- \$ 2); } \\ & \text { STI \$4, (IX + \$ } \\ & \text { SX); Indirect } \\ & \text { designation by } \\ & \text { SIR } \\ & \text { STI \$ 4, (IZ- \$ SY); } \end{aligned}$ |
| STDW <br> (Store <br> Decrement <br> Word) | STDW \$ <br> C5, (IR <br> $\pm$ A) | $\begin{aligned} & \$ C 5 \rightarrow(I R \pm \\ & A) \\ & \$ C 5-1 \rightarrow(I R \\ & \pm A-1) \\ & I R \leftarrow I R \pm A- \\ & 1 \end{aligned}$ | It does not change | $\begin{aligned} & A=\text { SIR: } 3+ \\ & 6+3+3= \\ & 15 \\ & A=\$ C 5 \\ & I M 8: 3+3 \\ & +6+3+3 \\ & =18 \end{aligned}$ | The contents of the first operand main resist pair \$ C5, \$ C5-1 are stored in an external memory whose address is $(I R \pm A)$. <br> $I R \pm A-1$ is stored in $I R$. Note that the transfer direction is opposite to the LD command. IR is IX, IZ. <br> A can be $\$ \mathrm{C} 5$, SIR. <br> Note that unlike STW and STIW, the main register pair numbers are \$ C5 and \$ C5-1. <br> For example, in STDW \$ 2, (IX + \$ 0), when IX = \& H7000 and $\$ 0=1$, the operation is as follows. $\$ 2 \rightarrow \text { (\& H7001 }$ <br> address) $\$ 1 \rightarrow(\& \mathrm{H} 7000$ <br> address) $\mathrm{IX} \leftarrow \& \mathrm{H} 7000 \text { (last }$ <br> address accessed) | STDW \$ 4, (IX + \$ <br> 2); Specify main register <br> STDW \$ 4, (IZ- \$ <br> 2); <br> STDW \$ 4, (IX + \$ <br> SX); Indirect <br> designation by <br> SIR <br> STDW \$ 4, (IZ- \$ <br> SY); |
| PPSW <br> (Pop by System stack pointer Word) | $\begin{aligned} & \text { PPSW \$ } \\ & \text { C5 } \end{aligned}$ | $\begin{aligned} & \$ C 5 \leftarrow(S S) \\ & \$ C 5+1 \leftarrow \\ & (S S+1) \\ & S S \leftarrow S S+2 \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+3+ \\ & 5=17 \end{aligned}$ | After storing the contents of the external memory specified by SS in the main register pair $\$ \mathrm{C} 5, \$ \mathrm{C} 5+1$, add 2 to SS. | PPSW \$ 2; |


| PPUW <br> (Pop by User stack pointer Word) | $\begin{aligned} & \text { PPUW \$ } \\ & \text { C5 } \end{aligned}$ | $\begin{aligned} & \$ C 5 \leftarrow(U S) \\ & \$ C 5+1 \leftarrow \\ & (U S+1) \\ & U S \leftarrow U S+2 \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+3+ \\ & 5=17 \end{aligned}$ | After storing the contents of the external memory specified by US in the main register pair \$ C5, \$ C5 + 1, add 2 to US. | PPUW \$ 2; |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PHSW <br> (Push by System stack pointer Word) | $\begin{aligned} & \text { PHSW \$ } \\ & \text { C5 } \end{aligned}$ | $\begin{aligned} & \$ \mathrm{C} 5 \rightarrow \text { (SS- } \\ & \text { 1) } \\ & \$ \mathrm{C} 5-1 \rightarrow \\ & \text { (SS-2) } \\ & \text { SS } \leftarrow \mathrm{SS}-2 \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+3+ \\ & 3=15 \end{aligned}$ | After storing the value of the main register pair \$ C5, \$ C5-1 in the external memory specified by SS-1, SS-2, subtract 2 from SS. | PHSW \$ 2; |
| PHUW <br> (Push by User stack pointer Word) | PHUW \$ C5 | $\begin{aligned} & \$ \text { C5 } \rightarrow \text { (US- } \\ & 1) \\ & \$ C 5-1 \rightarrow \\ & \text { (US-2) } \\ & \text { US } \leftarrow \text { US-2 } \end{aligned}$ | It does not change | $\begin{aligned} & 3+6+3+ \\ & 3=15 \end{aligned}$ | After storing the value of the main register pair \$ C5, \$ C5-1 in the external memory specified by US-1, US-2, subtract 2 from US. | PHUW \$ 2; |
| GRE <br> (Get Register) | GRE <br> Reg, \$ <br> C5 [, <br> (JR) <br> LABEL ] | Reg $\rightarrow$ \$ C5 | It does not change | $\begin{aligned} & 3+11=14 \\ & (\mathrm{JR}:+3) \end{aligned}$ | Stores the contents of the status register in the second operand \$ C5. Reg = IX, IY, IZ, SS, US, KY <br> If there is a third operand label, a relative jump occurs after transfer. (JR tag can be omitted) | GRE IX, \$ 2; GRE US, \$ 2; GRE KY, \$ 2, LABEL; Jump expansion |
| PRE <br> (Put Register) | PRE <br> Reg, A <br> [, (JR) <br> LABEL ] | $\operatorname{Reg} \leftarrow \mathrm{A}$ | It does not change | $\begin{aligned} & A=\$ \mathrm{C}: 3 \\ & +11=14 \\ & (\mathrm{JR}:+3) \\ & A=\mathrm{IM} 16: \\ & 3+3+3+ \\ & 11=20 \end{aligned}$ | Store the value of $A$ of the second operand in the status register. Reg = IX, IY, IZ, SS, US, KY <br> A is \$C5 (\$ C5, \$ C5 + 1 pair), IM16. <br> If the second operand is the main register and there is a label for the third operand, a relative jump is made after the transfer. (JR tag can be omitted) | PRE IX, \$ 2; <br> PRE US, \$ 2; <br> PRE KY, \$ 2, <br> LABEL; Jump <br> expansion <br> PRE IZ, \& H703F; |
| STLW <br> (Store Word data to LCD) undisclosed instruction | STLW \$ <br> C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ \mathrm{C} 5 \rightarrow \text { LCD } \\ & \$ \mathrm{C} 5+1 \rightarrow \\ & \text { LCD } \end{aligned}$ | It does not change | $\begin{aligned} & 3+22=25 \\ & (\mathrm{JR}:+3) \end{aligned}$ | The main register pair \$ C5, \$ C5 + 1 of the first operand is output to the LCD data area. Output is performed in order of 8 bits. If there is a label for the | STLW \$ 2; Main register STLW \$ 2, LABEL; Jump expansion EU format OCBW \$ 2; Main register |


|  |  |  |  |  | second operand, a relative jump is made after the transfer. (JR tag can be omitted) | OCBW \$ 2, LABEL; Jump expansion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDLW <br> (Load Word data from LCD) undisclosed instruction | LDLW \$ <br> C5 [, <br> (JR) <br> LABEL ] | $\$ C 5 \leftarrow L C D$ port data $\$ C 5+1 \leftarrow$ LCD port data | It does not change | Without JR: $3+23$ $=26$ With JR: $3+3+$ $22=28$ | The value of the LCD data port is stored in the main register pair \$ C5, \$ C5 + 1 designated by the first operand according to the transfer protocol set in advance in the LCDC. Since reading is performed in units of 4 bits, graphic data on the screen is read with the upper and lower 4 bits replaced. <br> The reading procedure is as follows. <br> (1) Specify drawing mode (anything) and LCD coordinate position to LCDC. (STLM after PPO \& HDF) <br> (2) Set read command (\& HE1) to LCDC. (After PPO \& HDF, STL \& HE1) (3) Execute LDLW with data RAM specified. (LDLW after PPO \& HDE) <br> If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) | LDLW \$ 2; Main register LDLW \$ 2, LABEL; Jump expansion EU format ICBW \$ 2; Main register ICBW \$ 2, LABEL; Jump expansion |
| PPOW <br> (Put Icd control Port Word) undisclosed instruction | PPOW \$ <br> C5 [, <br> (JR) <br> LABEL ] | $\$$ C5 $\rightarrow$ LCD control port \$ C5 + $1 \rightarrow$ LCD control port | It does not change | $\begin{aligned} & 3+11=14 \\ & (\mathrm{JR}:+3) \end{aligned}$ | The value of the main register pair \$ C5, \$ C5 +1 specified by the first operand is output to the LCD control port. Output is performed in order of 8 bits. <br> If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) Note: The I / O port accessible by this command is different | PPOW \$ 2; Main <br> register <br> PPOW \$ 2, <br> LABEL; Jump <br> extension <br> EU format <br> PCBW \$ 2; Main <br> register <br> PCBW \$ 2, <br> LABEL; Jump <br> expansion |


|  |  |  |  |  | from the PD register. (I / O of LCD system) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GFLW <br> (Get Flag Word) | GFLW \$ C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ C 5 \leftarrow F \\ & \$ C 5+1 \leftarrow F \end{aligned}$ | It does not change | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | The contents of the flag register are stored in the main register pair \$ C5, \$ C5 + 1 specified by the first operand. <br> At this time, the same data is stored in \$ C5 and $\$ \mathrm{C} 5+1$. <br> If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) | GFLW \$ 2; GFLW \$ 2, LABEL; Jump expansion |
| GPOW <br> (Get Port <br> Word) <br> undisclosed instruction | $\begin{aligned} & \text { GPOW } \\ & \$ \text { C5 [, } \\ & \text { (JR) } \\ & \text { LABEL ] } \end{aligned}$ | $\begin{aligned} & \$ \mathrm{C} 5 \leftarrow \text { Port } \\ & \$ \mathrm{C} 5+1 \leftarrow \\ & \text { Port } \end{aligned}$ | It does not change | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | The contents of the port terminal are stored in the main register pair \$ C5, \$ C5 + 1 specified by the first operand. The register pair \$ C5, \$ C5 + 1 contains the same data. If there is a label for the second operand, a relative jump is made after the transfer. (JR tag can be omitted) | GPOW \$ 2; GPOW \$ 2, LABEL; Jump expansion |
| PSRW <br> (Put Specific index Register Word) undisclosed instruction | PSRW <br> SIR , $\$$ <br> C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \operatorname{SIR} \leftarrow \$ C 5 \\ & \operatorname{SIR} \leftarrow \$ C 5 \\ & +1 \end{aligned}$ | It does not change | $\begin{aligned} & 3+11=14 \\ & \text { (JR: }+3) \end{aligned}$ | The contents of the main register pair \$ C5, $\$ C 5+1$ of the second operand are stored in the specific index register SIR designated by the first operand. However, only \$ C5 (lower 5 bits) is stored in the SIR. SIR = SX, SY, SZ. <br> If there is a label for the third operand, a relative jump is made after the transfer. (JR tag can be omitted) If this command is used to change the SIR setting (usually fixed at $S X=31, S Y=30, S Z=0$ ) and control is returned to the system, it will run out of control. | PSRW SX, \$ 2; <br> Main register PSRW SY, \$ 2, LABEL; Jump expansion EU format PRAW \# 1, \$4; Main register PRAW \# 2, \$ 4, J.LABEL; Jump expansion |


|  |  |  |  |  | When users change SIR, the following cautions are required. <br> (1) Disable interrupts while changing SIR. <br> (2) When returning to ROM processing or calling ROM processing, return SIR to its original setting. <br> (3) Coding the optimization switch with OFF (LEVEL 0) specified. (Because it is optimized at $\$ 31, \$ 30$, and $\$ 0$ at LEVEL 1, the code gets confused.) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GSRW <br> (Get Specific index Register Word) undisclosed instruction | GSRW <br> SIR, $\$$ <br> C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \text { SIR } \rightarrow \text { S C5 } \\ & \text { SIR +1 } \rightarrow \$ \\ & \text { C5 + } \end{aligned}$ | It does <br> not <br> change | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | The specific index registers SIR and SIR + 1 designated by the first operand are stored in the main register pair \$ C5 and \$ C5 + 1 of the second operand. SIR = SX, SY, SZ. <br> If there is a label for the third operand, a relative jump is made after the transfer. (JR tag can be omitted) <br> For example, in GSRW SY, \$ 2, if SY=30,\$2= 30 and $\$ 3=31$ are stored. When $\mathrm{SY}=31$, \$ $2=31$ and $\$ 3=0$ are stored. | GSRW SX, \$ 2; GSRW SY, \$ 2, LABEL; Jump expansion EU format GRAW \# 2, \$ 2; GRAW \# 0, \$ 2, J.LABEL; Jump expansion |

## Mnemonic Table - Arithmetic operation instruction (8 bits)

Operand formats not described in the format examples are not supported.
To be precise, INV and CMP are classified into shift instruction groups, but arithmetic instructions are easier to understand.

| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INV <br> (Invert) | INV \$ <br> C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ \mathrm{C} 5<\& \\ & \text { HFF- } \$ \mathrm{C} 5 \end{aligned}$ | $\begin{aligned} & Z, C=1 \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+6=9 \\ & (J R:+3) \end{aligned}$ | Bit-inverts the contents of the main register specified by the first operand (1's complement). <br> If there is a label for the | INV \$ 2; <br> INV \$ 2, LABEL; <br> Jump expansion |


|  |  |  |  |  | second operand, a relative jump is made after the operation. (JR tag can be omitted) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP <br> (Complement) | $\begin{aligned} & \text { CMP \$ } \\ & \text { C5 [, } \\ & \text { (JR) } \\ & \text { LABEL }] \end{aligned}$ | $\begin{aligned} & \$ C 5 \leftarrow 2^{\wedge} \\ & 8-\$ C 5 \end{aligned}$ | $\mathrm{Z}, \mathrm{C}, \mathrm{LZ},$ <br> UZ <br> change | $\begin{aligned} & 3+6=9 \\ & (J R:+3) \end{aligned}$ | 1 is added to the contents of the main register specified by the first operand after bit inversion (2's complement). If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | CMP \$ 2; <br> CMP \$ 2, LABEL; <br> Jump expansion |
| AD <br> (Add) | AD $\boldsymbol{A}, \boldsymbol{B}$ <br> [, (JR) <br> LABEL ] | $A \leftarrow A+B$ | $\mathrm{Z}, \mathrm{C}, \mathrm{LZ},$ <br> UZ <br> change | $\begin{aligned} & (A, B)=(\$ \\ & C 5, S I R): 3 \\ & +6=9 \\ & (A, B)=(\$ \\ & C 5, \$ C 5): \\ & 3+3+6= \\ & 12 \\ & (A, B)=(\$ \\ & C 5, I M 8): \\ & 3+3+6= \\ & 12 \\ & (J R:+3) \\ & A=(I R \pm \\ & S I R): 3+6 \\ & +3+3= \\ & 15 \\ & A=(I R+\$ \\ & C 5): 3+3 \\ & +6+3+3 \\ & =18 \\ & A=(I R \pm \$ \\ & I M 8): 3+3 \\ & +6+3+3 \\ & =18 \end{aligned}$ | The result of adding the value of the first operand $A$ and the value of the second operand $B$ is stored in A. <br> For operations other than external memory, a relative jump is performed after the operation according to the description in the label of the third operand. (JR tag can be omitted) | AD \$ 4, \$ 2; Main registers AD \$ 4, \$ 2, LABEL; Main registers (Jump expansion) AD \$ 4, \$ SZ; Indirect designation by main register + SIR AD \$ 4, \$ SZ, LABEL; Indirect specification with main register + SIR (Jump expansion) AD \$ 4,123; Main register + IM8 AD \$ 4,123, LABEL; Main letter + IM8 (Jump expansion) AD (IX + \$ 4), \$ 2; External memory (1) + Main register $\rightarrow$ External memory AD (IX- \$ SZ), \$ 2; External memory (indirect designation by SIR) + main register $\rightarrow$ external memory AD (IZ + 123), \$ 2; External |


|  |  |  |  |  |  | memory (2) + <br> Main register $\rightarrow$ <br> External memory |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SB <br> (Subtract) | $\begin{aligned} & \mathrm{SB} \boldsymbol{A}, \boldsymbol{B} \\ & \text { [, (JR) } \\ & \text { LABEL ] } \end{aligned}$ | $A \leftarrow A B$ | $\begin{aligned} & \mathrm{Z}, \mathrm{C}, \mathrm{LZ}, \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & (\mathrm{A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \mathrm{SIR}): 3 \\ & +6=9 \\ & (\mathrm{~A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \$ \mathrm{C}, \mathrm{C}): \\ & 3+3+6= \\ & 12 \\ & (\mathrm{~A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \mathrm{IM}) \text { ): } \\ & 3+3+6= \\ & 12 \\ & (\mathrm{JR}:+3) \\ & \mathrm{A}=(\mathrm{IR} \pm \\ & \mathrm{SIR}): 3+6 \\ & +3+3= \\ & 15 \\ & \mathrm{~A}=(\mathrm{IR} \pm \$ \\ & \mathrm{C} 5): 3+3 \\ & +6+3+3 \\ & =18 \\ & \mathrm{~A}=(\mathrm{IR} \pm \$ \\ & \mathrm{IM}): 3+3 \\ & +6+3+3 \\ & =18 \end{aligned}$ | The result of subtracting the value of the second operand $B$ from the value of the first operand $A$ is stored in $A$. <br> For operations other than external memory, a relative jump is performed after the operation according to the description in the label of the third operand. (JR tag can be omitted) | SB \$ 4, \$ 2; Main registers SB \$ 4, \$ 2, LABEL; Main registers (Jump expansion) SB \$ 4, \$ SZ; Indirect designation by main register-SIR SB \$ 4, \$ SZ, LABEL; Main register-Indirect specification with SIR (Jump extension) SB \$ 4,123; Main register-IM8 SB \$4,123, LABEL; Main letter-IM8 (Jump expansion) SB (IX + \$ 4), \$ 2; External memory <br> (1) -Main register <br> $\rightarrow$ External memory SB (IX- \$ SZ), \$ 2; External memory (Indirect designation by SIR)-Main register $\rightarrow$ External memory SB (IZ + 123), \$ 2; External memory (2)-Main register $\rightarrow$ External memory |
| ADB <br> (Add BCD) | ADB $\boldsymbol{A}$ B[, (JR) LABEL | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{~A}+\mathrm{B} \\ & \text { (BCD } \\ & \text { calculation) } \end{aligned}$ | $\begin{aligned} & Z, C, L Z, \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B }=\text { SIR: } 3+ \\ & 6=9 \\ & B=\$ C 5, \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & \text { (JR: +3) } \end{aligned}$ | The result of $B C D$ addition of the value of the first operand $A$ and the value of the second operand $B$ is stored in A. <br> The BCD format is a decimal number in which the upper 4 bits are the 10's place and | ADB \$ 4, \$ 2; Main registers ADB \$ 4, \$ 2, LABEL; Main registers (Jump extension) ADB \$ 4, \$ SZ; Indirect designation by |


|  |  |  |  |  | the lower 4 bits are the 1's place. <br> Relative jump is performed after the operation according to the description of the label of the third operand. (JR tag can be omitted) | main register + SIR <br> ADB \$ 4, \$ SZ, LABEL; Indirect specification with main register + SIR (Jump expansion) ADB \$ 4, \& H12; Main register + IM8. \& H12 (18) is $B C D$ decimal number 12. ADB \$ 4, \& H12, LABEL; Main letter + IM8 (Jump expansion) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBB <br> (Subtract BCD) | SBB $\boldsymbol{A}$, B [, (JR) LABEL | $A \leftarrow A B$ (BCD calculation) | $\begin{aligned} & \mathrm{Z}, \mathrm{C}, \mathrm{LZ}, \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B }=\text { SIR: } 3+ \\ & 6=9 \\ & \text { B }=\$ C 5, \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & (J R:+3) \end{aligned}$ | The result of $B C D$ subtraction of the value of the second operand $B$ from the value of the first operand $A$ is stored in A. <br> The BCD format is a decimal number in which the upper 4 bits are the 10's place and the lower 4 bits are the 1's place. <br> Relative jump is performed after the operation according to the description of the label of the third operand. (JR tag can be omitted) | SBB \$ 4, \$ 2; <br> Main registers SBB \$ 4, \$ 2, <br> LABEL; Main registers (Jump expansion) SBB \$ 4, \$ SZ; Main registerIndirect specification with SIR <br> SBB \$ 4, \$ SZ, LABEL; Main register-Indirect specification with SIR (Jump extension) SBB \$ 4, \& H12; Main registerIM8. \& H12 (18) is $B C D$ decimal number 12. SBB \$ 4, \& H12, LABEL; Main letter-IM8 (Jump expansion) |
| ADC <br> (Add Check) | ADC $\boldsymbol{A}$, B[, (JR) LABEL | $(A \leftarrow A+B)$ | Z, C, LZ, UZ change | $\begin{aligned} & (\mathrm{A}, \mathrm{~B})=(\$ \\ & \mathrm{C} 5, \mathrm{SIR}): 3 \\ & +6=9 \\ & (\mathrm{~A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \$ \mathrm{C}) \\ & 3+3+6= \\ & 12 \\ & (\mathrm{~A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \mathrm{IM}) \end{aligned}$ | Adds the value of the first operand A and the value of the second operand B, but does not store the result anywhere, only the flag changes. <br> For operations other than external memory, | ADC \$ 4, \$ 2; <br> Main registers <br> ADC \$ 4, \$ 2, <br> LABEL; Main <br> registers (Jump <br> expansion) <br> ADC \$ 4, \$ SZ; <br> Indirect <br> designation by |


|  |  |  |  | $\begin{aligned} & 3+3+6= \\ & 12 \\ & (J R:+3) \\ & A=(I R \pm \\ & \text { SIR): } 3+6 \\ & +6=15 \\ & A=(I R \pm \$ \\ & C 5): 3+3 \\ & +6+6= \\ & 18 \\ & A=(I R \pm \$ \\ & I M 8): 3+3 \\ & +6+3+3 \\ & =18 \end{aligned}$ | a relative jump is performed after the operation according to the description in the label of the third operand. (JR tag can be omitted) | main register + SIR <br> ADC \$ 4, \$ SZ, <br> LABEL; Indirect <br> specification with <br> main register + <br> SIR (Jump <br> expansion) <br> ADC \$ 4,123; <br> Main register + <br> IM8 <br> ADC \$ 4,123, <br> LABEL; Main <br> letter + IM8 <br> (Jump expansion) <br> ADC (IX + \$ 4), \$ <br> 2; External memory (1) + Main register ADC (IX- \$ SZ), \$ <br> 2; External memory (indirect specification by SIR) + main register ADC (IZ + 123), \$ <br> 2; External memory (2) + Main register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBC <br> (Subtract <br> Check) | SBC A, <br> B [, (JR) <br> LABEL ] | $(A \leftarrow A B)$ | Z, C, LZ, <br> UZ <br> change | $(A, B)=(\$$ <br> C5, SIR): 3 $+6=9$ <br> $(A, B)=(\$$ <br> C5, \$ C5): <br> $3+3+6=$ <br> 12 <br> $(A, B)=(\$$ <br> C5, IM8 ): <br> $3+3+6=$ <br> 12 <br> (JR: +3) <br> $A=(I R \pm$ <br> SIR): $3+6$ <br> $+6=15$ <br> $A=(I R \pm \$$ <br> C5): $3+3$ $+6+6=$ <br> 18 $\begin{aligned} & A=(I R \pm \$ \\ & I M 8): 3+3 \\ & +6+3+3 \\ & =18 \end{aligned}$ | Subtracts the value of the second operand $B$ from the value of the first operand $A$, but does not store the result anywhere, only the flag changes. For operations other than external memory, a relative jump is performed after the operation according to the description in the label of the third operand. (JR tag can be omitted) | SBC \$ 4, \$ 2; <br> Main registers SBC \$ 4, \$ 2, LABEL; Main registers (Jump expansion) SBC \$ 4, \$ SZ; Indirect designation by main register-SIR SBC \$ 4, \$ SZ, LABEL; Main register-Indirect specification with SIR (Jump extension) SBC \$ 4,123; Main registerIM8 SBC \$ 4,123, LABEL; Main letter-IM8 (Jump expansion) |


|  |  |  |  |  |  | SBC (IX + \$ 4), \$ <br> 2; External memory (1) Main register SBC (IX- \$ SZ), \$ <br> 2; External memory (indirect specification by SIR) -Main register SBC (IZ + 123), \$ 2; External memory (2) Main register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AN <br> (And) | AN $\boldsymbol{A}, \boldsymbol{B}$ <br> [, (JR) <br> LABEL ] | $A \leftarrow A$ and $B$ | $\begin{aligned} & Z, C=0 \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & B=\text { SIR: } 3+ \\ & 6=9 \\ & B=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & (J R:+3) \end{aligned}$ | The result of the logical product (AND) of the value of the first operand A and the value of the second operand $B$ is stored in A. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR, }$ <br> IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | AN \$ 4, \$ 2; Main registers AN \$ 4, \$ 2, LABEL; Main registers (Jump expansion) <br> AN \$ 4, \$ SZ; <br> Indirect designation by main register and SIR <br> AN \$ 4, \$ SZ, LABEL; Indirect specification by main register and SIR (Jump expansion) AN \$ 4,123; Main register and IM8 AN \$ 4,123, LABEL; Main letter and IM8 (Jump expansion) |
| ANC <br> (And Check) | ANC $A$, <br> B [, (JR) <br> LABEL ] | ( $\mathrm{A} \leftarrow \mathrm{A}$ and B) | $\begin{aligned} & Z, C=0 \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B }=\text { SIR: } 3+ \\ & 6=9 \\ & B=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & (J R:+3) \end{aligned}$ | Performs a logical AND of the values of the first operand $A$ and the second operand $B$, but does not store the result anywhere, only the flag changes. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR, }$ IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | ANC \$ 4, \$2; <br> Main registers ANC \$ 4, \$ 2, LABEL; Main registers (Jump extension) <br> ANC \$ 4, \$ SZ; <br> Indirect designation by main register and SIR <br> ANC \$ 4, \$ SZ, LABEL; Indirect specification by main register and |


|  |  |  |  |  |  | SIR (Jump extension) <br> ANC \$ 4,123; <br> Main register and IM8 <br> ANC \$ 4,123, LABEL; Main letter and IM8 (Jump expansion) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NA (Nand) | NA $\boldsymbol{A}, \boldsymbol{B}$ [, (JR) LABEL | $A \leftarrow A$ nand <br> B | $\begin{aligned} & Z, C=1, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \mathrm{B}=\text { SIR: } 3+ \\ & 6=9 \\ & \mathrm{~B}=\$ \mathrm{C}, \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & \text { (JR: }+3) \end{aligned}$ | The result of NAND (AND bit inversion) of the value of the first operand A and the value of the second operand $B$ is stored in A. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR, }$ IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | NA \$ 4, \$ 2; Main registers NA \$ 4, \$ 2, LABEL; Main registers (Jump expansion) NA \$ 4, \$ SZ; Indirect designation by main register nand SIR NA \$ 4, \$ SZ, LABEL; Main register nand SIR indirect specification (Jump extension) NA \$4,123; Main register nand IM8 <br> NA \$ 4,123, LABEL; Main letter nand IM8 (Jump expansion) |
| NAC <br> (Nand Check) | NAC $\boldsymbol{A}$, B[, (JR) LABEL ] | $\begin{aligned} & (\mathrm{A} \leftarrow \mathrm{~A} \\ & \text { nand } \mathrm{B}) \end{aligned}$ | $\begin{aligned} & Z, C=1, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B }=\text { SIR: } 3+ \\ & 6=9 \\ & B=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & \text { (JR: }+3) \end{aligned}$ | NAND of the value of the first operand $A$ and the value of the second operand B (bit inversion of AND), but the result is not stored anywhere, only the flag changes. A = \$ C5. B = \$ C5, \$ SIR, IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | NAC \$ 4, \$ 2; Main registers NAC \$ 4, \$ 2, LABEL; Main registers (Jump extension) NAC \$ 4, \$ SZ; Indirect specification by main register nand SIR NAC \$ 4, \$ SZ, LABEL; Indirect specification by main register nand SIR (Jump expansion) |


|  |  |  |  |  |  | NAC \$ 4,123; Main register nand IM8 NAC \$4,123, LABEL; Main letter nand IM8 (Jump expansion) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OR (Or) | $\begin{aligned} & \text { OR } \boldsymbol{A}, \boldsymbol{B} \\ & \text { [, (JR) } \\ & \text { LABEL ] } \end{aligned}$ | $A \leftarrow A$ or $B$ | $\begin{aligned} & Z, C=1, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \mathrm{B}=\text { SIR: } 3+ \\ & 6=9 \\ & \mathrm{~B}=\$ \mathrm{C}, \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & \text { (JR: }+3) \end{aligned}$ | The logical sum (OR) result of the value of the first operand $A$ and the value of the second operand B is stored in A. $A=\$ C 5 . B=\$ C 5, \$$ SIR, IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | OR \$ 4, \$ 2; Main registers OR \$ 4, \$ 2, LABEL; Main registers (Jump extension) OR \$ 4, \$ SZ; Indirect designation by main register or SIR <br> OR \$ 4, \$ SZ, LABEL; Indirect specification by main register or SIR (Jump expansion) OR \$4,123; Main register or IM8 OR \$4,123, LABEL; Main letter or IM8 (Jump expansion) |
| ORC <br> (Or Check) | ORC $A$, LABEL ] | $(A \leftarrow A$ or $B)$ | $\begin{aligned} & Z, C=1, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B }=\text { SIR: } 3+ \\ & 6=9 \\ & B=\$ C 5, \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & (J R:+3) \end{aligned}$ | ORs the value of the first operand $A$ and the value of the second operand B, but does not store the result anywhere, only the flag changes. <br> A = \$ C5. B = \$ C5, \$ SIR, IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | ORC \$ 4, \$ 2; Main registers ORC \$4, \$ 2, LABEL; Main registers (Jump extension) ORC \$ 4, \$ SZ; Indirect specification by main register or SIR <br> ORC \$ 4, \$ SZ, LABEL; Indirect specification by main register or SIR (Jump expansion) ORC \$ 4,123; <br> Main register or IM8 ORC \$4,123, LABEL; Main |


|  |  |  |  |  |  | letter or IM8 (Jump expansion) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XR <br> (Exclusive Or) | XR $\boldsymbol{A}, \boldsymbol{B}$ [, (JR) LABEL ] | $A \leftarrow A \operatorname{xor} B$ | $\begin{aligned} & \mathrm{Z}, \mathrm{C}=0, \\ & \mathrm{LZ}, \mathrm{UZ} \\ & \text { change } \end{aligned}$ | $\begin{aligned} & B=\text { SIR: } 3+ \\ & 6=9 \\ & B=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & (J R:+3) \end{aligned}$ | The result of the exclusive OR (OR) of the value of the first operand $A$ and the value of the second operand $B$ is stored in A. $A=\$ C 5 . B=\$ C 5, \$$ SIR, IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | XR \$ 4, \$ 2; Main registers XR \$ 4, \$ 2, LABEL; Main registers (Jump extension) XR \$ 4, \$ SZ; Indirect designation by main register xor SIR <br> XR \$ 4, \$ SZ, LABEL; Indirect specification by main register xor SIR (Jump extension) XR \$ 4,123; Main register xor IM8 XR \$ 4,123, LABEL; Main letter xor IM8 (Jump expansion) |
| XRC <br> (Exclusive Or Check) | XRC $A$, B [, (JR) LABEL ] | $(A \leftarrow A \text { xor }$ <br> B) | $\begin{aligned} & \mathrm{Z}, \mathrm{C}=0, \\ & \mathrm{LZ}, \mathrm{UZ} \\ & \text { change } \end{aligned}$ | $\begin{aligned} & B=\text { SIR: } 3+ \\ & 6=9 \\ & B=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +6=12 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | XOR is performed on the value of the first operand $A$ and the value of the second operand B, but the result is not stored anywhere and only the flag changes. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR, }$ IM8. <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | XRC \$ 4, \$ 2; <br> Main registers XRC \$ 4, \$ 2, LABEL; Main registers (Jump extension) XRC \$ 4, \$ SZ; <br> Main register xor SIR indirect specification XRC \$ 4, \$ SZ, LABEL; Indirect specification by main register xor SIR (Jump extension) XRC \$ 4,123; Main register xor IM8 XRC \$ 4,123, LABEL; Main letter xor IM8 (Jump expansion) |

## Mnemonic Table - Arithmetic operation instruction (16 bits)

|  | Operand formats not described in the format examples are not supported. <br> The flag operation differs from 8-bit arithmetic as follows. <br> - Z: 0 when all 16 bits of the operation result are 0 . <br> - Z: C: 1 when there is a carry or borrow from the most significant bit (bit 15). <br> - Z: LZ: 0 when the lower 4 bits of the upper 8 bits are 0 . <br> - Z: UZ: 0 when the upper 4 bits of the upper 8 bits are 0 . <br> To be precise, INVW and CMPW are classified into shift instruction groups, but arithmetic instructions are easier to understand. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example format |
| INVW <br> (Invert Word) | INVW \$ C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & (\$ \mathrm{C} 5+1, \$ \\ & \text { C5) } \leftarrow \& \\ & \text { HFFFF-(\$ C5 } \\ & +1, \$ \mathrm{C} 5) \end{aligned}$ | $\begin{aligned} & Z, C=1 \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+11=14 \\ & \text { (JR: }+3) \end{aligned}$ | Bit-inverts the contents of the main register pair specified by the first operand (1's complement). If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | INVW \$ 2; <br> INVW \$ 2, LABEL; <br> Jump expansion |
| CMPW <br> (Complement <br> Word) | CMPW <br> \$ C5 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & (\$ C 5+1, \$ \\ & C 5) \leftarrow 2^{\wedge} \\ & 16-(\$ C 5+ \\ & 1, \$ C 5) \end{aligned}$ | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | 1 is added to the contents of the main register pair specified by the first operand after bit inversion (2's complement). <br> If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | CMPW \$ 2; CMPW \$ 2, LABEL; Jump expansion |
| ADW <br> (Add Word) | ADW A <br> , B [, <br> (JR) <br> LABEL ] | $A \leftarrow A+B$ | $\begin{aligned} & \mathrm{Z}, \mathrm{C}, \mathrm{LZ}, \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & (\mathrm{A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \mathrm{SIR}): 3 \\ & +11=14 \\ & (\mathrm{~A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \$ \mathrm{C}, \mathrm{C}): \\ & 3+3+11 \\ & =17 \\ & (\mathrm{JR}:+3) \\ & \mathrm{A}=(\mathrm{IR} \pm \\ & \mathrm{SIR}): 3+6 \\ & +3+3+3 \\ & +3=21 \\ & A=(I R \pm \$ \\ & C 5): 3+3 \\ & +6+3+3 \\ & +3+3= \\ & 24 \end{aligned}$ | The result of adding the value of the first operand $A$ and the value of the second operand $B$ is stored in A. <br> Almost the same as 8bit operation, except that the operation is performed with 16 bits. Only in the case of operations between main registers (including indirect specification by SIR), a relative jump is made after the operation | ADW \$ 4, \$ 2; <br> Main registers ADW \$ 4, \$ 2, LABEL; Main registers (Jump expansion) ADW \$ 4, \$ SZ; Indirect designation by main register + SIR ADW \$ 4, \$ SZ, LABEL; Indirect specification with main register + SIR (Jump expansion) |


|  |  |  |  |  | according to the description of the label of the third operand. (JR tag can be omitted) | ADW (IX + \$ 4), \$ <br> 2; External memory + Main register $\rightarrow$ External memory ADW (IX- \$ SZ), \$ <br> 2; External memory (indirect designation by SIR) + main register $\rightarrow$ external memory |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBW <br> (Subtract Word) | SBW $\boldsymbol{A}$, <br> B [, (JR) <br> LABEL ] | $A \leftarrow A B$ | $\mathrm{Z}, \mathrm{C}, \mathrm{LZ},$ <br> UZ change | $\begin{aligned} & (A, B)=(\$ \\ & C 5, S I R): 3 \\ & +11=14 \\ & (A, B)=(\$ \\ & C 5, \$ C 5): \\ & 3+3+11 \\ & =17 \\ & (J R:+3) \\ & A=(I R \pm \\ & S I R): 3+6 \\ & +3+3+3 \\ & +3=21 \\ & A=(I R \pm \$ \\ & C 5): 3+3 \\ & +6+3+3 \\ & +3+3= \\ & 24 \end{aligned}$ | The result of subtracting the value of the second operand $B$ from the value of the first operand $A$ is stored in A. <br> Almost the same as 8bit operation, except that the operation is performed with a 16 -bit pair register. <br> Only in the case of operations between main registers (including indirect specification by SIR), a relative jump is made after the operation according to the description of the label of the third operand. (JR tag can be omitted) | SBW \$ 4, \$ 2; <br> Main registers <br> SBW \$ 4, \$ 2, <br> LABEL; Main <br> registers (Jump <br> expansion) <br> SBW \$ 4, \$ SZ; <br> Indirect <br> designation by <br> main register-SIR <br> SBW \$ 4, \$ SZ, <br> LABEL; Main <br> register-Indirect <br> specification with <br> SIR (Jump <br> extension) SBW (IX + \$ 4), \$ <br> 2; External memory-Main register $\rightarrow$ <br> External memory SBW (IX- \$ SZ), \$ <br> 2; External memory (Indirect designation by SIR)-Main register $\rightarrow$ External memory |
| ADBW <br> (Add BCD <br> Word) | ADBW <br> A , B [, <br> (JR) <br> LABEL ] | $\begin{aligned} & A \leftarrow A+B \\ & (B C D \\ & \text { calculation }) \end{aligned}$ | Z, C, LZ, <br> UZ <br> change | $\begin{aligned} & \text { B = SIR: } 3+ \\ & 11=14 \\ & B=\$ \text { C5: } 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: }+3) \end{aligned}$ | The result of BCD addition of the value of the first operand $A$ and the value of the second operand $B$ is stored in A. <br> The BCD format is a decimal number in which the upper 4 bits of $\$ C 5+1$ are in the thousands, the lower 4 bits are in the 100s, the | ADBW \$ 4, \$ 2; <br> Main registers <br> ADBW \$ 4, \$ 2, <br> LABEL; Main <br> registers (Jump <br> extension) <br> ADBW \$ 4, \$ SZ; <br> Indirect <br> designation with main register + SIR |


|  |  |  |  |  | upper 4 bits of \$ C5 are in the 10 s, and the lower 4 bits are in the 1s. <br> Almost the same as 8bit operation, except that the operation is performed with a 16 -bit pair register. <br> Relative jump is performed after the operation according to the description of the label of the third operand. (JR tag can be omitted) | ADBW \$ 4, \$ SZ, LABEL; Indirect specification with main register + SIR (Jump expansion) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBBW <br> (Subtract BCD Word) | $\begin{aligned} & \text { SBBW A } \\ & , \boldsymbol{B}[, \\ & (\mathrm{JR}) \\ & \text { LABEL }] \end{aligned}$ | $A \leftarrow A B$ <br> (BCD <br> calculation) | $Z, C, L Z$ <br> UZ <br> change | $\begin{aligned} & \text { B = SIR: } 3+ \\ & 11=14 \\ & B=\$ \text { C5: } 3 \\ & +3+11= \\ & 17 \\ & (J R:+3) \end{aligned}$ | The result of $B C D$ subtraction of the value of the second operand $B$ from the value of the first operand $A$ is stored in $A$. <br> Almost the same as 8bit operation except that the operation is performed in a 16-bit pair register. Relative jump is performed after the operation according to the description of the label of the third operand. (JR tag can be omitted) | SBBW \$ 4, \$ 2; <br> Main registers <br> SBBW \$ 4, \$ 2, <br> LABEL; Main registers (Jump expansion) SBBW \$ 4, \$ SZ; Main registerIndirect specification with SIR <br> SBBW \$ 4, \$ SZ, <br> LABEL; Indirect specification by main register-SIR (Jump extension) |
| ADCW <br> (Add Check <br> Word) | ADCW <br> A , B [, <br> (JR) <br> LABEL ] | $(A \leftarrow A+B)$ | $\begin{aligned} & \mathrm{Z}, \mathrm{C}, \mathrm{LZ}, \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & (\mathrm{A}, \mathrm{~B})=(\$ \\ & \mathrm{C} 5, \mathrm{SIR}): 3 \\ & +11=14 \\ & (\mathrm{~A}, \mathrm{~B})=(\$ \\ & \mathrm{C}, \$ \mathrm{C}, \mathrm{C}): \\ & 3+3+11 \\ & =17 \\ & (\mathrm{JR}:+3) \\ & \mathrm{A}=(\mathrm{IR} \pm \\ & \text { SIR): } 3+6 \\ & +6+6= \\ & 21 \\ & \mathrm{~A}=(\mathrm{IR} \pm \$ \\ & \mathrm{C} 5): 3+3 \\ & +6+6+6 \\ & =24 \end{aligned}$ | Adds the value of the first operand $A$ and the value of the second operand $B$, but does not store the result anywhere, only the flag changes. <br> Almost the same as 8bit operation except that the operation is performed in a 16-bit pair register. <br> Only in the case of operations between main registers (including indirect specification by SIR), a relative jump is | ADCW \$ 4, \$ 2; <br> Main registers ADCW \$ 4, \$ 2, <br> LABEL; Main registers (Jump expansion) <br> ADCW \$ 4, \$ SZ; <br> Indirect designation by main register + SIR <br> ADCW \$ 4, \$ SZ, <br> LABEL; Indirect specification with main register + SIR (Jump expansion) |


|  |  |  |  |  | performed after the operation according to the description of the label of the third operand. (JR tag can be omitted) | ADCW (IX + \$ 4), \$ 2; External memory + Main register ADCW (IX- \$ SZ), \$ 2; External memory (indirect specification by SIR) + main register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBCW <br> (Subtract Check Word) | $\begin{aligned} & \text { SBCW A } \\ & , \boldsymbol{B}[, \\ & (\mathrm{JR}) \\ & \text { LABEL }] \end{aligned}$ | $(A \leftarrow A B)$ | $\mathrm{Z}, \mathrm{C}, \mathrm{LZ},$ <br> UZ <br> change | $\begin{aligned} & (A, B)=(\$ \\ & C 5, S I R): 3 \\ & +11=14 \\ & (A, B)=(\$ \\ & C 5, \$ C 5): \\ & 3+3+11 \\ & =17 \\ & (J R:+3) \\ & A=(I R \pm \\ & S I R): 3+6 \\ & +6+6= \\ & 21 \\ & A=(I R \pm \$ \\ & C 5): 3+3 \\ & +6+6+6 \\ & =24 \end{aligned}$ | Subtracts the value of the second operand $B$ from the value of the first operand $A$, but does not store the result anywhere, only the flag changes. <br> Almost the same as 8bit operation, except that the operation is performed with a 16-bit pair register. <br> Only in the case of operations between main registers (including indirect specification by SIR), a relative jump is performed after the operation according to the description of the label of the third operand. (JR tag can be omitted) | SBCW \$ 4, \$ 2; <br> Main registers SBCW \$ 4, \$ 2, LABEL; Main registers (Jump expansion) SBCW \$ 4, \$ SZ; Main registerIndirect specification with SIR SBCW \$ 4, \$ SZ, LABEL; Indirect specification by main register-SIR (Jump extension) SBCW (IX + \$ 4), \$ 2; External memory-Main register SBCW (IX- \$ SZ), \$ 2; External memory (indirect specification by SIR) -Main register |
| ANW <br> (And Word) | ANW $\boldsymbol{A}$ , B[, <br> (JR) <br> LABEL ] | $A \leftarrow A$ and $B$ | $\begin{aligned} & Z, C=0, \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B = SIR: } 3+ \\ & 11=14 \\ & B=\$ \text { C5: } 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | The result of the logical product (AND) of the value of the first operand $A$ and the value of the second operand $B$ is stored in A. $A=\$ C 5 . B=\$ C 5, \$$ SIR. If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | ANW \$ 4, \$ 2; <br> Main registers ANW \$ 4, \$ 2, LABEL; Main registers (Jump expansion) <br> ANW \$ 4, \$ SZ; Indirect designation by main register and SIR <br> ANW \$ 4, \$ SZ, LABEL; Indirect specification with main register and |


|  |  |  |  |  |  | SIR (Jump expansion) ANW \$ 4,123; Main register and IM8 ANW \$ 4,123, LABEL; Main letter and IM8 (Jump expansion) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANCW <br> (And Check Word) | ANCW <br> A , B [, <br> (JR) <br> LABEL ] | ( $\mathrm{A} \leftarrow \mathrm{A}$ and B) | $\begin{aligned} & Z, C=0 \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & B=\text { SIR: } 3+ \\ & 11=14 \\ & B=\$ C 5: 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: +3) } \end{aligned}$ | Performs a logical AND of the values of the first operand $A$ and the second operand $B$, but does not store the result anywhere, only the flag changes. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR. }$ <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | ANC \$ 4, \$ 2; <br> Main registers <br> ANC \$ 4, \$ 2, <br> LABEL; Main <br> registers (Jump <br> extension) <br> ANC \$ 4, \$ SZ; <br> Indirect <br> designation by <br> main register and <br> SIR <br> ANC \$ 4, \$ SZ, <br> LABEL; Indirect <br> specification by <br> main register and <br> SIR (Jump <br> extension) |
| NAW <br> (Nand Word) | NAW A , B[, (JR) LABEL ] | $A \leftarrow A$ nand B | $\begin{aligned} & Z, C=1, \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B = SIR: } 3+ \\ & 11=14 \\ & B=\$ C 5: 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: +3) } \end{aligned}$ | The result of NAND (AND bit inversion) of the value of the first operand $A$ and the value of the second operand $B$ is stored in A. $A=\$ C 5 . B=\$ C 5, \$$ SIR. If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | NAW \$ 4, \$ 2; <br> Main registers NAW \$ 4, \$ 2, LABEL; Main registers (Jump extension) NAW \$ 4, \$ SZ; Indirect designation by main register nand SIR NAW \$ 4, \$ SZ, LABEL; Indirect specification by main register nand SIR (Jump expansion) |
| NACW <br> (Nand Check <br> Word) | NACW <br> A , B[, <br> (JR) <br> LABEL ] | $\begin{aligned} & (A \leftarrow A \\ & \text { nand } B) \end{aligned}$ | $\begin{aligned} & Z, C=1, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B = SIR: } 3+ \\ & 11=14 \\ & \text { B = \$ C5: } 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: +3) } \end{aligned}$ | NAND of the value of the first operand $A$ and the value of the second operand B (bit inversion of AND), but the result is not stored anywhere, only the flag changes. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR. }$ | NACW \$ 4, \$ 2; <br> Main registers NACW \$ 4, \$ 2, LABEL; Main registers (Jump extension) NACW \$ 4, \$ SZ; Indirect |


|  |  |  |  |  | If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | specification by main register nand SIR NACW \$ 4, \$ SZ, LABEL; Indirect specification by main register nand SIR (Jump expansion) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ORW (Or Word) | $\begin{aligned} & \text { ORW } \boldsymbol{A} \\ & , B[, \\ & (\mathrm{JR}) \\ & \text { LABEL }] \end{aligned}$ | $A \leftarrow A$ or $B$ | $\begin{aligned} & Z, C=1 \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \mathrm{B}=\text { SIR: } 3+ \\ & 11=14 \\ & B=\$ \text { C5: } 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | The logical sum (OR) result of the value of the first operand $A$ and the value of the second operand $B$ is stored in A. <br> $A=\$ C 5 . B=\$ C 5, \$$ SIR. If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | ORW \$ 4, \$ 2; <br> Main registers ORW \$ 4, \$ 2, LABEL; Main registers (Jump extension) ORW \$ 4, \$ SZ; Indirect specification by main register or SIR ORW \$ 4, \$ SZ, LABEL; Indirect specification by main register or SIR (Jump expansion) |
| ORCW <br> (Or Check Word) | $\begin{aligned} & \text { ORCW } \\ & \boldsymbol{A}, \boldsymbol{B}[, \\ & (\mathrm{JR}) \\ & \text { LABEL }] \end{aligned}$ | $(\mathrm{A} \leftarrow \mathrm{A}$ or B$)$ | $\begin{aligned} & Z, C=1 \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & B=\text { SIR: } 3+ \\ & 11=14 \\ & B=\$ C 5 \\ & \text { IM8: } 3+3 \\ & +11=17 \\ & \text { (JR: }+3) \end{aligned}$ | ORs the value of the first operand $A$ and the value of the second operand B, but does not store the result anywhere, only the flag changes. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR. }$ <br> If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | ORCW \$ 4, \$2; <br> Main registers ORCW \$ 4, \$ 2, LABEL; Main registers (Jump extension) <br> ORCW \$ 4, \$ SZ; <br> Indirect <br> designation by main register or SIR <br> ORCW \$ 4, \$ SZ, LABEL; Indirect specification by main register or SIR (Jump expansion) |
| XR <br> (Exclusive Or Word) | XRW A , B [, (JR) LABEL ] | $A \leftarrow A \operatorname{xor} B$ | $\begin{aligned} & \mathrm{Z}, \mathrm{C}=0, \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B = SIR: } 3+ \\ & 11=14 \\ & B=\$ \text { C5: } 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | The result of the exclusive OR (OR) of the value of the first operand $A$ and the value of the second operand $B$ is stored in A. $A=\$ C 5 . B=\$ C 5, \$ \text { SIR. }$ | XR \$ 4, \$ 2; Main registers XR \$ 4, \$ 2, LABEL; Main registers (Jump extension) XR \$ 4, \$ SZ; Indirect |


|  |  |  |  |  | If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | designation by main register xor SIR <br> XR \$ 4, \$ SZ, LABEL; Indirect specification by main register xor SIR (Jump extension) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XRCW <br> (Exclusive Or Check Word) | XRCW $A$ , B [, (JR) LABEL ] | $(A \leftarrow A \text { xor }$ <br> B) | $\begin{aligned} & Z, C=0, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & \text { B = SIR: } 3+ \\ & 11=14 \\ & B=\$ \text { C5: } 3 \\ & +3+11= \\ & 17 \\ & \text { (JR: +3) } \end{aligned}$ | XOR is performed on the value of the first operand A and the value of the second operand $B$, but the result is not stored anywhere and only the flag changes. $A=\$ C 5 . B=\$ C 5, \$$ SIR. If there is a label for the third operand, a relative jump is made after the operation. (JR tag can be omitted) | XRC \$ 4, \$ 2; <br> Main registers <br> XRC \$ 4, \$ 2, <br> LABEL; Main registers (Jump extension) XRC \$ 4, \$ SZ; Main register xor SIR indirect specification XRC \$ 4, \$ SZ, LABEL; Indirect specification by main register xor SIR (Jump extension) |

Rotate shift instruction (8 bits)

| Mnemonic | Format | Function | Flag | Number of <br> Clocks | Description | Example Format |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ROU <br> (Rotate Up) | ROU \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | Z, C, LZ, <br> UZ <br> change | $3+6=9$ <br> (JR: +3) | Rotate left between the <br> main register specified <br> by the first operand and <br> the carry flag. <br> If there is a label for the <br> second operand, a <br> relative jump is made <br> after the operation. (JR <br> tag can be omitted) | ROU \$2; <br> ROU \$2, LABEL; <br> Jump expansion |
| ROD <br> (Rotate Down) | ROD \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | Z, C, LZ, <br> UZ <br> change | $3+6=9$ <br> (JR: +3) | Rotate right between <br> the main register <br> specified by the first <br> operand and the carry <br> flag. <br> If there is a label for the <br> second operand, a <br> relative jump is made <br> after the operation. (JR <br> tag can be omitted) | ROD \$2; <br> ROD \$2, LABEL; <br> Jump expansion |


| BIU <br> (Bit Up) | BIU \$ C5 [, (JR) LABEL ] | See figure | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+6=9 \\ & (\mathrm{JR}:+3) \end{aligned}$ | The contents of the main register specified by the first operand are incremented 1 bit to the left, 0 is stored in the least significant bit, and the carry is stored in the carry. <br> If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | BIU \$2; <br> BIU \$ 2, LABEL; <br> Jump expansion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BID <br> (Bit Down) | BID \$ C5 [, (JR) LABEL ] | See figure | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+6=9 \\ & \text { (JR: }+3 \text { ) } \end{aligned}$ | The contents of the main register specified by the first operand are moved down 1 bit to the right, the most significant bit is set to 0 , and the carry is stored in the carry. <br> If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | BID \$ 2; <br> BID \$ 2, LABEL; <br> Jump expansion |
| DIU <br> (Digit Up) | DIU \$ C5 [, (JR) LABEL ] | See figure | $\begin{aligned} & Z, C=0 \\ & L Z=0, \\ & \text { UZ } \\ & \text { changes } \end{aligned}$ | $\begin{aligned} & 3+6=9 \\ & (\mathrm{JR}:+3) \end{aligned}$ | The contents of the main register specified by the first operand are raised 4 bits to the left, and 0 is placed in the lower bits. <br> If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | DIU \$2; <br> DIU \$ 2, LABEL; <br> Jump expansion |
| DID <br> (Digit Down) | DID \$ C5 [, (JR) LABEL ] | See figure | $\begin{aligned} & Z, C=0, \\ & L Z, U Z= \\ & 0 \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+6=9 \\ & (\mathrm{JR}:+3) \end{aligned}$ | Decreases the contents of the main register specified by the first operand by 4 bits to the right and puts 0 in the upper bits. <br> If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | DID \$ 2; <br> DID \$ 2, LABEL; <br> Jump expansion |
| BYU <br> (Byte Up) | BYU \$ C5 [, | See figure | $\begin{aligned} & Z=0, C \\ & =0, L Z, \end{aligned}$ | $\begin{aligned} & 3+6=9 \\ & \text { (JR: +3) } \end{aligned}$ | 0 is stored in the main register specified by the first operand. | BYU \$ 2; <br> BYU \$ 2, LABEL; <br> Jump expansion |


| undisclosed instruction | (JR) LABEL ] |  | UZ change |  | If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYD <br> (Byte Down) undisclosed instruction | BYD \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | $\begin{aligned} & Z=0, C \\ & =0, L Z, \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+6=9 \\ & (J R:+3) \end{aligned}$ | 0 is stored in the main register specified by the first operand. If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | BYD \$ 2; <br> BYD \$ 2, LABEL; <br> Jump expansion |
| Rotate shift instruction (16 bits) |  |  |  |  |  |  |
| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| ROUW <br> (Rotate Up Word) | ROUW <br> \$ C5 [, <br> (JR) <br> LABEL ] | See figure | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+11=14 \\ & (\mathrm{JR}:+3) \end{aligned}$ | 16-bit left rotation is performed between the main register pair (\$ C5 $+1, \$ \mathrm{C} 5$ ) specified by the first operand and the carry flag. If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | ROUW \$ 2; ROUW \$ 2, LABEL; Jump expansion |
| RODW <br> (Rotate Down <br> Word) | $\begin{aligned} & \text { RODW } \\ & \text { \$ C5 [, } \\ & \text { (JR) } \\ & \text { LABEL ] } \end{aligned}$ | See figure | $Z, C, L Z$ <br> UZ <br> change | $\begin{aligned} & 3+11=14 \\ & \text { (JR: +3) } \end{aligned}$ | 16-bit right rotation is performed between the main register pair (\$ C5, \$ C5-1) specified by the first operand and the carry flag. <br> Note that the register pair is \$ C5, \$ C5-1. If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | RODW \$ 2; RODW \$ 2, LABEL; Jump expansion |
| BIUW <br> (Bit Up Word) | BIUW \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | $\mathrm{Z}, \mathrm{C}, \mathrm{LZ},$ <br> UZ <br> change | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | The contents of the main register pair (\$ C5 +1 , \$ C5) specified by the first operand are incremented 1 bit to the left, 0 is placed in the least significant bit, and the carry is stored in the carry. | BIUW \$ 2; <br> Register pair is (\$ $3, \$ 2), \$ 2$ is lower byte. BIUW \$ 2, LABEL; Jump expansion |


|  |  |  |  |  | If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIDW <br> (Bit Down Word) | BIDW \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+11=14 \\ & (\mathrm{JR}:+3) \end{aligned}$ | The contents of the main register pair (\$ C5, \$ C5-1) specified by the first operand are lowered 1 bit to the right, 0 is placed in the most significant bit, and the carry is stored in the carry. <br> Note that the register pair is \$ C5, \$ C5-1. If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | BIDW \$ 2; The register pair is (\$ $2, \$ 1$ ), and $\$ 2$ is the upper byte. BIDW \$ 2, LABEL; Jump expansion |
| DIUW <br> (Digit Up <br> Word) | DIUW \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | $\begin{aligned} & \mathrm{Z}, \mathrm{C}=0, \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | The contents of the main register pair (\$ C5 +1 , \$ C5) specified by the first operand are raised 4 bits to the left, and 0 is placed in the lower bits. <br> If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | DIUW \$ 2; Regist pair is $(\$ 3, \$ 2)$, $\$ 2$ is the lower byte. <br> DIUW \$ 2, LABEL; Jump expansion |
| DIDW <br> (Digit Down Word) | DIDW \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | $\begin{aligned} & \mathrm{Z}, \mathrm{C}=0, \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+11=14 \\ & (\mathrm{JR}:+3) \end{aligned}$ | The contents of the main register pair (\$ C5, \$ C5-1) specified by the first operand are lowered 4 bits to the right and 0 is placed in the upper bits. Note that the register pair is \$ C5, \$ C5-1. If there is a label for the second operand, a relative jump is made after the operation. (JR tag can be omitted) | DIDW \$ 2; <br> Register pair is (\$ $2, \$ 1), \$ 2$ is the upper byte. DIDW \$ 2, LABEL; Jump expansion |
| BYUW <br> (Byte Up <br> Word) | BYUW \$ <br> C5 [, <br> (JR) <br> LABEL ] | See figure | $\begin{aligned} & \mathrm{Z}, \mathrm{C}=0 \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+11=14 \\ & (J R:+3) \end{aligned}$ | The contents of the main register pair (\$ C5 +1 , \$ C5) specified by the first operand are | BYUW \$ 2; Regist pair is (\$ $3, \$ 2$ ), $\$ 2$ is the lower byte. |

$\left.\left.\begin{array}{|l|l|l|l|l|l|l|l|}\hline & & & & & \begin{array}{l}\text { increased } 8 \text { bits to the } \\ \text { left, and all lower bytes } \\ \text { are set to 0. } \\ \text { If there is a label for the } \\ \text { second operand, a }\end{array} \\ \text { relative jump is made } \\ \text { after the operation. (JR }\end{array}\right] \begin{array}{l}\text { BYUW \$ 2, } \\ \text { LABEL; Jump } \\ \text { expansion }\end{array}\right\}$

Mnemonic Table - Jump / call instructions

| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP (Jump) | JP \{ <br> IM16 \| <br> LABEL \} | $\mathrm{PC} \leftarrow \mathrm{IM} 16$ | No change | $\begin{aligned} & 3+3+6= \\ & 12 \end{aligned}$ | The 16 -bit immediate value of the first operand is taken into the program counter (PC), and jumps to that address. | JP \& H703F; Unconditional jump |
| JP (Jump flag) | $\begin{aligned} & \text { JP Flag, } \\ & \text { \{ IM16 } \\ & \text { \| LABEL } \\ & \} \end{aligned}$ | If Flag then PC < IM16 | No change | $\begin{aligned} & 3+3+6= \\ & 12 \end{aligned}$ | When the condition of the flag register of the first operand is satisfied, the 16 -bit immediate value of the second operand is taken into the program counter (PC) and jumped to that address. | ```JP Z, & H703F; Jump if Z = 0 (calculation result is 0) JP NZ, & H703F; Jump if Z = 1 (calculation result is other than 0) JP C, LABEL; C = 1 (carry occurrence) jump JP NC, LABEL; Jump if C=0 (no carry) JP LZ, & H703F; Jump when``` |


|  |  |  |  |  |  | lower digit flag is 0 (lower 4 bits are 0) JP UZ, \& H703F; Jump when upper digit flag is 0 (upper 4 bits are 0 ) JP NLZ, LABEL; Jump when lower digit flag is 1 (flag name can be written in LNZ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JP <br> (Jump register) undisclosed instruction | JP \$ C5 | $\mathrm{PC} \leftarrow \$ \mathrm{C} 5$ | No change | $3+8=11$ | The value of the main register pair specified by the first operand is taken into the program counter (PC) and jumped to that address. Note Although this instruction (opcode DEH) has been written as "JP (\$ C5)", Mr. Piotr Piatek used a jump instruction (opcode DFH) by indirect memory addressing (\$ C5) by the main register. Because it was found, it was changed to the current "JP \$ C5" notation. | JP \$ 17; EU format JPW \$ 17; |
| JP <br> (indirect Jump register) unpublished instruction | JP (\$C5 | $\mathrm{PC} \leftarrow(\$ \mathrm{C})$ | No change | $3+8=11$ | Indirect designation with the main register pair \$ C5 of the first operand, that is, the 16 bit data stored in the external memory with the address (\$ C5 + 1, \$ C5) is taken into the program counter (PC) and the address is Jump. <br> In JP (\$ 17), if \$ $17=00$, \$ 18 = \& H70, memory address \& H7000 $=$ \& H34, \& H7001 = \& H2O, the program jumps to \& H2034. | JP (\$ 17); <br> EU format <br> JPW (\$ 17); |


| JR <br> (Relative Jump) | $\begin{aligned} & \operatorname{JR}\{ \pm \\ & \operatorname{IM7\|} \\ & \text { LABEL }\} \end{aligned}$ | $\begin{aligned} & \mathrm{PC} \leftarrow \mathrm{PC} \pm \\ & \mathrm{IM} 7 \end{aligned}$ | No change | $3+6=9$ | Adds or subtracts the 7bit immediate value of the operand to the program counter (PC) and performs a relative jump. <br> Specify a numeric value $\pm$ IM7 (0 to 127) or a label for the operand. | $\begin{aligned} & \text { JR +32; + IM7 } \\ & \text { JR -32; -IM7 } \end{aligned}$ <br> JR LABEL; LABEL specified |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JR <br> (Relative Jump flag) | $\begin{aligned} & \text { JR Flag }, \\ & \{ \pm \text { IM7 } \\ & \text { \| LABEL } \\ & \} \end{aligned}$ | If Flag then $P C \leftarrow P C \pm$ IM7 | No change | $3+6=9$ | When the flag condition of the first operand is satisfied, the 7-bit immediate value of the second operand is added to or subtracted from the program counter (PC), and a relative jump is made. For the second operand, specify a numeric value $\pm$ IM7 (0 to 127) or a label. | JR Z, LABEL; Jump if $Z=0$ (result is 0 ) JR NZ, LABEL; Jump if $Z=1$ (calculation result is not 0 ) JR C, LABEL; Jump if $\mathrm{C}=1$ (carry occurs) JR NC, LABEL; Jump if $\mathrm{C}=0$ (no carry) JR LZ, LABEL; Jump when lower digit flag is 0 (lower 4 bits are 0) JR UZ, LABEL; Jump when upper digit flag is 0 (upper 4 bits are 0 ) JR NLZ, LABEL; Jump when lower digit flag is 1 (flag name can be written in LNZ) JR Z, + 32; If $Z=0$ (result is 0 ), relative jump in + IM7 format |
| $\begin{aligned} & \text { CAL } \\ & \text { (Call) } \end{aligned}$ | CAL $\{$ <br> IM16 \| <br> LABEL | $\begin{aligned} & (\mathrm{SS}-2) \leftarrow \mathrm{PC} \\ & +3 \\ & \mathrm{SS} \leftarrow \mathrm{SS}-2 \\ & \mathrm{PC} \leftarrow \mathrm{IM} 16 \end{aligned}$ | No change | $\left\lvert\, \begin{aligned} & 3+3+6+ \\ & 3+3=18 \end{aligned}\right.$ | After the address of the next instruction is pushed to the system stack (SS), the 16-bit immediate value of the first operand is stored in the program counter (PC) and a subroutine call is made to that address. | CAL \& H703F; Unconditional call |


| CAL (Call flag) | CAL <br> Flag, \{ <br> IM16 \| <br> LABEL $\}$ | If Flag then $\begin{aligned} & (\mathrm{SS}-2) \leftarrow \mathrm{PC} \\ & +3 \\ & \mathrm{SS} \leftarrow \mathrm{SS}-2 \\ & \mathrm{PC} \leftarrow \mathrm{IM} 16 \end{aligned}$ | No change | CALL <br> execution: $\begin{aligned} & 3+3+6+ \\ & 3+3=18 \end{aligned}$ <br> CALL not <br> executed: $3+3+6=$ <br> 12 | When the flag condition of the first operand is satisfied, a subroutine call is made to the address specified by the second operand. | CAL Z, \& H703F; <br> Call if $Z=0$ <br> (result is 0 ) <br>  <br> H703F; Call if Z = <br> 1 (calculation result is not 0 ) <br> CAL C, \& H703F; <br> Call if $\mathrm{C}=1$ (carry <br> occurs) <br>  <br> H703F; Call if $\mathrm{C}=$ 0 (no carry) <br> CAL LZ, \& H703F; <br> Call if lower digit <br> flag is 0 (lower 4 <br> bits are 0) <br>  <br> H703F; Call if <br> upper digit flag is <br> 0 (upper 4 bits <br> are 0 ) <br>  <br> H703F; Call if <br> lower digit flag is <br> 1 (flag name can be written in LNZ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTN (Return) | RTN | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{SS}) \\ & \mathrm{SS} \leftarrow \mathrm{SS}+2 \end{aligned}$ | No change | $\begin{aligned} & 6+3+5= \\ & 14 \end{aligned}$ | Stores the 16 -bit immediate value of the system stack (SS) in the program counter (PC) and returns to that address. | RTN; Unconditional |
| RTN <br> (Return flag) | $\begin{aligned} & \text { RTN } \\ & \text { Flag } \end{aligned}$ | If Flag then <br> $\mathrm{PC} \leftarrow(\mathrm{SS})$ <br> $\mathrm{SS} \leftarrow \mathrm{SS}+2$ | No change | $\begin{aligned} & \text { No return: } \\ & 6 \\ & \text { RTN: } 6+3 \\ & +5=14 \end{aligned}$ | When the flag condition of the operand is satisfied, the 16 -bit immediate value of the system stack (SS) is stored in the program counter (PC), and it returns to that address. | RTN Z; Return if $\mathrm{Z}=0$ (result is 0 ) RTN NZ; Return if Z = 1 (operation result is not 0 ) RTN C; Return if $\mathrm{C}=1$ (carry occurs) RTN NC; Returns if $\mathrm{C}=0$ (no carry) RTN LZ; Return if lower digit flag is 0 (lower 4 bits are 0 ) RTN UZ; If the upper digit flag is 0 (the upper 4 |


|  |  |  | bits are 0), <br> return <br> RTN NLZ; Return <br> if lower digit flag <br> is 1 (flag name <br> can be written in <br> LNZ) |
| :--- | :--- | :--- | :--- | :--- |

Mnemonic Table - Block transfer / search instructions

| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUP <br> (Block Up) | BUP | See explanation | No change | ? unknown | Transfers the memory block specified by IX register = transfer source start address and IY register = transfer source end address to the area where IZ = transfer destination start address. Since transfer is performed in ascending order from IX address to IY address, it must be used with IX <IY setting. Same operation as REP MOVSB when CLD is specified on X86. | BUP; |
| BDN <br> (Block Down) | BDN | See explanation | No change | ? unknown | Transfers the memory block specified by IX register = transfer source start address and IY register = transfer source end address to the area where $I Z$ = transfer destination start address. <br> Since transfer is performed in descending order from IX address to IY address, it is necessary to use IX> IY setting. <br> Same operation as REP MOVSB when STD is specified on X86. | BDN; |


| SUP <br> (Search Up) | $\begin{aligned} & \text { SUP }\{\$ \\ & \text { C5 \| } \\ & \text { IM8 }\} \end{aligned}$ | See explanation | $\mathrm{Z}, \mathrm{C}, \mathrm{LZ},$ <br> UZ change | ? unknown | The main register value or 8-bit immediate value specified by the first operand is searched within the memory block range specified by IX register = search start address and IY register = search end address. <br> If there is, set $Z=0(Z)$ and terminate the execution on the spot. If there is no corresponding data, the execution ends with $Z=$ 1 (NZ) and IX = IY. Since the search is performed in ascending order from IX address to IY address, it must be used with IX <IY setting. Same operation as REPNZ SCASB when CLD is specified on X86. | SUP \$ 2; Specify main register SUP 123; 8-bit immediate designation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDN <br> (Search Down) | SDN $\{\$$ C5 <br> IM8 \} | See explanation | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | ? unknown | The main register value or 8-bit immediate value specified by the first operand is searched within the memory block range specified by IX register = search start address and IY register = search end address. <br> If there is, set $Z=0(Z)$ and terminate the execution on the spot. If there is no corresponding data, the execution ends with $Z=$ $1(N Z)$ and $I X=I Y$. <br> Since the search is performed in descending order from IX address to IY address, it is necessary to use IX> IY setting. <br> Same operation as REPNZ SCASB when STD is specified on X86. | SDN \$ 2; Specify main register SDN 123; 8-bit immediate designation |


| BUPS <br> (Block Up \& Search) (undisclosed instruction) | BUPS <br> IM8 | See explanation | $Z, C, L Z$ <br> UZ <br> change | ? unknown | The memory block specified by IX register $=$ transfer source start address and IY register = transfer source end address is transferred to the area where $\mathrm{IZ}=$ transfer destination start address. <br> During transfer, when the transfer data is searched and the same data as IM8 in operand 1 is detected, the instruction execution ends at $Z=0(Z)$ after the data is transferred. If there is no corresponding data, the execution ends with $Z=$ $1(N Z)$ and $I X=I Y$. Since the search is performed in ascending order from IX address to IY address, it must be used with IX <IY setting. | BUPS \& H20; <br> EU format BUP \& H2O; |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BDNS <br>  <br> Search) <br> (undisclosed order) | BDNS IM8 | See explanation | $\begin{aligned} & \mathrm{Z}, \mathrm{C}, \mathrm{LZ}, \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | ? unknown | The memory block specified by IX register $=$ transfer source start address and IY register <br> = transfer source end address is transferred to the area where $\mathrm{IZ}=$ transfer destination start address. During transfer, when the transfer data is searched and the same data as IM8 in operand 1 is detected, the instruction execution ends at $Z=0(Z)$ after the data is transferred. If there is no corresponding data, the execution ends with $Z=$ 1 (NZ) and IX = IY. Since the search is performed in descending order from IX address to IY address, | BDNS \& H2O; <br> EU format BDN \& H2O; |


|  |  |  |  |  | it is necessary to use IX> IY setting. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic Table - Block transfer / search instructions |  |  |  |  |  |  |
| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| NOP <br> (No Operation) | NOP | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | No change | 6 | Just increment the program counter (PC), and nothing else. | NOP |
| CLT <br> (Clear Timer) | CLT | TM $\leftarrow 0$ | No change | 6 | Set all timer (TM register) counters to 0. Caution <br> During the last $1 / 65536$ seconds of the 60th second (when it changes from 59 to 0 ), the reset (clear 0 ) by the CLT instruction does not operate normally. Therefore, in order to perform the reset operation reliably, it is necessary to execute it twice with a delay so as to avoid the above period. <br> [Example] CLT; First execution XRCM \$ 0, \$ 0,8; Delay processing CLT; Second execution (can be reset reliably by the first or second CLT) | CLT |
| FST (Fast mode) | FST | See explanation | No change | 6 | Use the system clock without dividing it. (High-speed operation mode) The system normally operates in high-speed mode. | FST |
| SLW <br> (Slow mode) | SLW | See explanation | No change | 6 ? | Use the system clock divided by 1/16. (Low Power mode) Note that if you return to the system while executing the SLW instruction (low speed state), you will run out of control. <br> The LCD port clock | SLW |


|  |  |  |  |  | frequency is not changed even in the low-speed mode, and the bus is confused during LCD access. BASIC seems to be able to maintain the lowspeed mode unless LCD access occurs. In the PB-1000, when the system interrupt handling routine is executed, it is automatically reset to high-speed mode. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OFF <br> (OFF) | OFF | See explanation | APO bit <br> $\leftarrow$ SW <br> bit <br> (APO bit <br> is <br> cleared <br> when <br> the <br> power is <br> turned <br> on) | $6 ?$ | Turn off the VDD power supply of the internal logic. <br> Executing this command changes the following register values. <br> - $P C=0$ <br> - $I X, I Y, I Z=0$ <br> - $U A=0$ <br> - IA = 0 However, KO1 pin (BRK key input signal) is selected. <br> - IE = Bits $0,1,5$, 6 , and 7 are cleared to 0 . <br> Only the following interrupts are valid. <br> - Power ON control by 1minute timer (depending on the state of bit 5 of the IB register) <br> - Power on by power switch ON event. Or, power is turned on by BRK key event when SW is ON. | OFF |
| TRP (TRaP) | TRP | See explanation | No change | $6 ?$ | When the TRP instruction (\& HFF) is fetched, the address | TRP |


|  |  |  |  |  | where the TRP instruction is written is saved in the SS stack, and the process from the fixed address (\& H6FFA for PB-1000) is executed. <br> Execution returns from the address following the TRP instruction by the RTN instruction. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CANI (CANcel Interrupt) | CANI | See explanation | No change | $6 ?$ | Of the hardware interrupt request latches, the one with the highest priority is cleared. | CANI |
| RTNI <br> (ReTurN from Interrupt) | RTNI | See explanation | No change | $\begin{aligned} & 6+3+5= \\ & 14 ? \end{aligned}$ | Return from interrupt processing. <br> Store the contents of the system stack (SS) in the program counter (PC), return to that address, and add 2 to the system stack (SS). When this processing is executed, the corresponding interrupt status flag in the IB register ( Bit 4 to BitO ) is cleared to zero. | RTNI |

## Mnemonic Table - Multibyte transfer instruction (2 to 8 bytes) not disclosed

This instruction group expands the target register pair to 2 to 8 bytes by specifying operand 3 (operand 2 for PHUM, PHSM, PPUM, PPSM).
With this single command, data of up to 8 bytes ( 64 bits) can be transferred.
The number that can be specified for operand 3 (operand 2 for PHUM, PHSM, PPUM, PPSM) is 1 to 8 . However, if a value smaller than $2(=1)$ is set, execution will be 2 . HD61 is designed to output an error when 1 is specified.
Second, even when the specific index register SIR is used as an operand, neither the instruction code nor the operation clock is reduced.

| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDM <br> (LoaD Multibyte register) | LDM \$ <br> C5, \$ <br> C5, <br> IM3 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \text { opr1 @ \$ C5 } \\ & \text { (IM3) } \\ & \text { opr2 @ \$ C5 } \\ & \text { (IM3) } \end{aligned}$ | No change | $\begin{aligned} & 3+3+11 \\ & +5 *(I M 3- \\ & 2)=17+5 \\ & *(I M 3-2) \\ & \text { (JR: +3) } \end{aligned}$ | Transfers the contents of the main register block starting from \$ C5 of operand 1, starting from \$ C5 of operand 1, starting with \$ C5 of operand 2 and the number of IM3 bytes | LDM \$ 0, \$ 8,6; <br> The contents of \$ 8 to $\$ 13$ are stored in \$ 0 to \$ 5. <br> LDM \$ 0, \$ 8,6, JR LABEL; The contents of \$8 to |



| LDM <br> (LoaD Multibyte memory) | LDM \$ C5, (IR $\pm$ \$ C5 ), IM3 [, (JR) LABEL ] | $\begin{aligned} & \$ \mathrm{C} 5(\mathrm{IM} 3) \\ & \leftarrow(\mathrm{IR} \pm \$ \\ & \mathrm{C} 5)(\mathrm{IM} 3) \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+5+3 * \\ & (\mathrm{IM} 3-2)= \\ & 20+3^{*} \\ & (\mathrm{IM} 3-2) \\ & (\mathrm{JR}:+3) \end{aligned}$ | Transfers the contents of consecutive external memory data for the number of IM3 bytes specified by operand 3 to the register block starting at \$ C5 of operand 1, with (IR + \$ C 5 ) of operand 2 as the start address. <br> For example, when IX = \& H7000, \$ $0=1$, LDM \$ 2, (IX + \$ 0), 3 performs the following operation. <br> - $\$ 2 \leftarrow$ (\& H7001 <br> memory contents) <br> - $\quad \$ 3 \leftarrow(\& H 7002$ memory contents) <br> - $\$ 4 \leftarrow(\& H 7003$ memory contents) <br> - $\mathrm{IX} \leftarrow \& \mathrm{H} 7000$ (no change) | LDM \$ 0, (IX $\pm$ \$ <br> C5), IM3 <br> LDM $\$ 0,(I Z \pm \$$ <br> C5), IM3 <br> LDM $\$ 0$, (IX $\pm \$$ <br> SIR), IM3; <br> Indirect <br> designation by <br> SIR <br> LDM $\$ 0,(I Z \pm \$$ <br> SIR), IM3; <br> Indirect <br> designation by <br> SIR <br> KC format <br> LDW \$ 0, (IX $\pm$ \$ <br> C5) (IM3) <br> LDW \$ 0, (IZ $\pm$ \$ <br> C5) (IM3) <br> LDW \$ 0, (IX $\pm$ \$ <br> SIR) (IM3); <br> Indirect <br> designation by <br> SIR <br> LDW \$ 0, (IZ $\pm$ \$ <br> SIR) (IM3); <br> Indirect designation by SIR <br> EU format <br> LDL \$0, (IX $\pm$ \$ <br> C5), IM3 <br> LDL $\$ 0,(I Z \pm \$$ <br> C5), IM3 <br> LDL \$0, (IX $\pm$ \# <br> 0), IM3; Indirect designation by $S R$ (\# 0-\# 2) LDL \$0, (IZ $\pm \# 0)$, IM3; Indirect specification by SR (\#0-\# 2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDIM (LoaD Increment Multi byte) | LDIM \$ $\begin{aligned} & \text { C5 , ( IR } \\ & \pm A \text { ), } \\ & \text { IM3 } \end{aligned}$ | $\begin{aligned} & \$ \mathrm{C} 5(\mathrm{IM} 3) \\ & \leftarrow(I R \pm A) \\ & (I M 3) \\ & I R \leftarrow I R \pm A \\ & +I M 3 \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+5+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 20+3 \text { * } \\ & (\mathrm{IM} 3-2) \end{aligned}$ | After storing the contents of external memory (IM3 byte) starting from ( $\mathrm{IR} \pm A$ ) in the main register block starting at \$ C5, add IR to $\pm A$ and IM3. <br> A can be specified only for \$ C5 (including indirect specification by | LDIM \$ 4, (IX + \$ 2), 6 <br> LDIM \$4, (IX- \$ SX), 6; Indirect designation by SIR KC format LDIW \$ 4, (IX + \$ 2) (6) |


|  |  |  |  |  | SIR). <br> For example, when IX = \& H7000, $\$ 0=1$, LDIM \$ $2,(I X+\$ 0), 3$ performs the following operation. <br> - $\$ 2 \leftarrow$ (\& H7001 memory contents) <br> - $\quad \$ 3 \leftarrow(\& H 7002$ memory contents) <br> - $\quad \$ 4 \leftarrow(\& H 7003$ memory contents) <br> - IX $\leftarrow \& H 7004$ (last accessed address + 1 enters) | LDIW \$ 4, (IX- \$ SX) (6); Indirect designation by SIR <br> EU format LDIL \$ 4, (IX + \$ <br> 2), L6 <br> LDIL \$4, (IX- \# 0), <br> L6; Indirect designation by SR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDDM <br> (LoaD <br> Decrement <br> Multi byte) | LDDM \$ <br> C5, (IR <br> $\pm A$ ), <br> IM3 | $\begin{aligned} & \$ C 5(-I M 3) \\ & \leftarrow(I R \pm A) \\ & (-I M 3) I R \leftarrow \\ & I R \pm A-(I M 3- \\ & 1) \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+3+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 18+3 \text { * } \\ & (\mathrm{IM} 3-2) \end{aligned}$ | After storing the contents of external memory (IM3 byte) starting from ( $I R \pm A$ ) of operand 2 in main register block \$ C5 to \$ C5- (IM3-1) of operand <br> 1, IR contains IR $\pm$ A <br> Substitute-(IM3-1). <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> Note that LDDM differs from LDM and LDIM in that the transfer direction is the reverse direction (decrement direction). <br> For example, when IX = \& H7000, $\$ 0=1$, LDDM \$ 3, (IX + \$ 0 ), 3 performs the following operation. <br> - $\quad \$ 3 \leftarrow(\& H 7001$ <br> memory contents) <br> - $\quad \$ 2 \leftarrow(\& H 7000$ <br> memory contents) <br> - $\quad \$ 1 \leftarrow$ (\& H6FFF memory contents) | LDDM \$ 7, (IX + \$ <br> 2), 6 <br> LDDM \$ 7, (IZ- \$ <br> SX), 6; Indirect <br> designation by <br> SIR <br> KC format <br> LDMW \$7, (IX + <br> \$2) (6) <br> LDMW \$ 7, (IZ- \$ <br> SX) (6); Indirect <br> designation by SIR <br> EU format <br> LDDL \$ 4, (IX + \$ <br> 2), L6 <br> LDDL \$ 4, (IZ- \# <br> 0), L6; Indirect <br> designation by $S R$ |


|  |  |  |  |  | - $I X \leftarrow \& H 6 F F F$ <br> (Enter the last <br> accessed <br> address) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDCM <br> (LoaD Check Multi byte: undisclosed instruction) | LDCM \$ <br> C5, A, <br> IM3 [, <br> (JR) <br> LABEL ] | No Operation (Do nothing) | No change | $\begin{aligned} & 3+3+11 \\ & +5 *(I M 3- \\ & 2)=17+5 \\ & *(I M 3-2) \\ & \text { (JR: +3) } \end{aligned}$ | Operands are specified in the same format as the LDM instruction, but nothing is actually processed and only instruction decoder operation (operation to advance the program counter after execution) is performed. Neither flag nor register contents are changed. (Delay processing is possible like the NOP instruction) <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, jump relative. (JR tag can be omitted) | LDCM \$ 4, \$ 2,6; Register specification LDCM \$ 4, \$ SX, 6; Indirect designation by SIR <br> LDCM \$ 2, \$ 3,6, LABEL; Register specification + Jump expansion LDCM \$ 4, \$ SX, 6, LABEL; Indirect designation by SIR + Jump expansion KC format LDCW \$ 4, \$ 2 <br> (6); Register specification LDCW \$ 4, \$ SX (6); Indirect designation by SIR LDCW \$ 2, \$ 3 <br> (6), LABEL; <br> Register specification + Jump expansion LDCW \$4, \$ SX (6), LABEL; Indirect designation by SIR + Jump expansion EU format LDCL \$ 4, \$ 2, L6; Register specification LDCL \$ 4, \# 0, L6; Indirect designation by SIR LDCL \$ 2, \$ 3, L6, LABEL; Register specification + Jump expansion |


|  |  |  |  |  |  | LDCL \$ 4, \# 0, L6, LABEL; Indirect designation by SIR + Jump expansion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STM <br> (STore Multi byte memory) | STM \$ <br> C5, (IR <br> $\pm A$ ), <br> IM3 | $\begin{aligned} & \$ C 5(I M 3) \\ & \rightarrow(I R \pm A) \\ & (I M 3) \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+5+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 20+3^{*} \\ & (\mathrm{IM} 3-2) \end{aligned}$ | Stores the contents of the main register block (IM3 byte) starting from $\$$ C5 of operand 1 to the external memory at the address specified by operand 2. <br> A can be specified only for $\$ \mathrm{C} 5$ (including indirect specification by SIR). <br> For example, when IX = \& H7000, $\$ 0=1$, STM \$ 2, (IX + \$ 0 ), 3 performs the following operations. <br> - $\$ 2 \rightarrow$ (memory at \& H7001) <br> - $\$ 3 \rightarrow$ (memory at \& H7002) <br> - $\$ 4 \rightarrow$ (memory at \& H7003) <br> - $I X \leftarrow \& H 7000$ (no change) | STM \$ 4, (IX + \$ <br> 2), 6 <br> STM \$4, (IZ- \$ <br> SY), 6; Indirect <br> designation by <br> SIR <br> KC format <br> STW \$ 4, (IX + \$ <br> 2) (6) <br> STW \$4, (IZ- \$ <br> SY) (6); Indirect designation by SIR <br> EU format STL \$ 4, (IX + \$ 2), L6 <br> STL \$ 4, (IZ- \# 1), L6; Indirect designation by SR |
| STIM <br> (STore Increment Multi byte) | STIM \$ <br> C5, (IR <br> $\pm A$ ), <br> IM3 | $\begin{aligned} & \$ \mathrm{C} 5(\mathrm{IM} 3) \\ & \rightarrow(\mathrm{IR} \pm \mathrm{A}) \\ & (\mathrm{IM} 3) \\ & \mathrm{IR} \leftarrow \mathrm{IR} \pm \mathrm{A} \\ & +\mathrm{IM} 3 \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+5+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 20+3 \text { * } \\ & (\mathrm{IM} 3-2) \end{aligned}$ | Stores the contents of the main register block (IM3 byte) starting from \$ C5 of operand 1 to the external memory at the address specified by operand 2. <br> After data transfer, IR $\pm$ <br> A + IM3 is assigned to IR. <br> A can be specified only for $\$ \mathrm{C} 5$ (including indirect specification by SIR). <br> For example, when $\mathrm{IX}=$ \& H7000, $\$ 0=1$, STIM \$ 2, (IX + \$ 0 ), 3 performs the following operation. <br> - $\$ 2 \rightarrow$ (memory at \& H7001) <br> - $\$ 3 \rightarrow$ (memory at \& H7002) | STIM \$ 4, (IX + \$ <br> 2), 6 <br> STIM \$ 4, (IZ- \$ <br> SY), 6; Indirect <br> designation by <br> SIR <br> KC format <br> STIW \$ 4, (IX + \$ <br> 2) (6) <br> STIW \$ 4, (IZ- \$ <br> SY) (6); Indirect designation by <br> SIR <br> EU format <br> STIL \$ 4, (IX + \$ <br> 2), L6 <br> STIL \$ 4, (IZ- \# 1), <br> L6; Indirect designation by SR |


|  |  |  |  |  | - $\$ 4 \rightarrow$ (memory <br> at \& H7003) <br> - IX $\leftarrow \& H 7004$ <br> (last accessed <br> address + 1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STDM <br> (STore <br> Decrement <br> Multi byte) | STDM \$ <br> C5, (IR <br> $\pm A$ ), <br> IM3 | $\begin{aligned} & \$ \mathrm{C} 5(-\mathrm{IM} 3) \\ & \rightarrow(\mathrm{IR} \pm \mathrm{A}) \\ & (-\mathrm{IM} 3) \mathrm{IR} \leftarrow \\ & \mathrm{IR} \pm A-(I M 3- \\ & 1) \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+3+3^{*} \\ & (\mathrm{IM} 3-2)= \\ & 18+3^{*} \\ & (\mathrm{IM} 3-2) \end{aligned}$ | Store the contents of the main register block (IM3 byte) starting from $\$$ C5 of operand 1 in the external memory with ( $I R \pm A$ ) as the start address, and then assign IR $\pm$ A- (IM3-1) to IR. <br> Note that the STDM transfer direction is the reverse direction (decrement direction) of STM and STIM. <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> For example, when IX = \& H7000, $\$ 0=1$, STDM \$ 2, (IX + \$ 0), 3 performs the following operation. <br> - $\$ 2 \rightarrow$ (memory at \& H7001) <br> - $\$ 3 \rightarrow(\& H 7000$ memory) <br> - $\$ 4 \rightarrow$ (memory at \& H6FFF address) <br> - $\mathrm{IX} \leftarrow \& \mathrm{H} 6 \mathrm{FFF}$ (the last address accessed) | STDM \$ 4, (IX + \$ <br> 2), 6 <br> STDM \$4, (IZ-\$ <br> SY), 6; Indirect <br> designation by <br> SIR <br> KC format <br> STMW \$ 4, (IX + \$ <br> 2) (6) <br> STMW \$ 4, (IZ- \$ <br> SY) (6); Indirect <br> designation by <br> SIR <br> EU format <br> STDL \$ 4, (IX + \$ <br> 2), L6 <br> STDL \$ 4, (IZ- \# <br> 1), L6; Indirect <br> designation by SR |
| PPSM <br> (PoP by System stack pointer Multi byte) | PPSM \$ <br> C5, <br> IM3 | $\begin{aligned} & \$ \mathrm{C} 5(\mathrm{IM} 3) \\ & \leftarrow(\mathrm{SS}) \\ & (\mathrm{IM} 3) \\ & \mathrm{SS} \leftarrow \mathrm{SS}+ \\ & \mathrm{IM} 3 \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+5+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 20+3 \text { * } \\ & (\mathrm{IM} 3-2) \end{aligned}$ | SS is the start address, the contents of the IM3 byte external memory address block are stored in the main register block of operand 1 , and IM 3 is added to SS. <br> For example, PPSM \$ 2,6 performs the following operations. <br> - (SS) $\rightarrow \$ 2$ <br> - $(\mathrm{SS}+1) \rightarrow \$ 3$ | PPSM \$ 2,6 KC format PPSW \$ 2 (6) EU format PPSL \$ 2, L6 |


|  |  |  |  |  | - $(S S+2) \rightarrow \$ 4$ <br> - $(S S+3) \rightarrow \$ 5$ <br> - $(S S+4) \rightarrow \$ 6$ <br> - $(S S+5) \rightarrow \$ 7$ <br> - $\mathrm{SS} \leftarrow \mathrm{SS}+6$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PPUM <br> (PoP by User stack pointer Multi byte) | PPUM \$ <br> C5, <br> IM3 | $\begin{aligned} & \text { \$ C5 (IM3) } \\ & \leftarrow(\text { US }) \\ & \text { (IM3) } \\ & \text { US } \leftarrow \text { US + } \\ & \text { IM3 } \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+5+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 20+3^{*} \\ & (\mathrm{IM} 3-2) \end{aligned}$ | Stores the contents of the IM3 byte external memory address block in the main register block of operand 1 and adds IM3 to US. <br> For example, PPUM \$ 2,6 has the following behavior. <br> - (US) $\rightarrow \$ 2$ <br> - (US + 1) $\rightarrow \$ 3$ <br> - (US + 2) $\rightarrow \$ 4$ <br> - $(U S+3) \rightarrow \$ 5$ <br> - $(U S+4) \rightarrow \$ 6$ <br> - (US + 5) $\rightarrow$ \$ 7 <br> - US $\leftarrow U S+6$ | PPUM \$ 2,6 KC format PPUW \$ 2 (6) EU format PPUL \$ 2, L6 |
| PHSM <br> (PusH System stack pointer Multi byte) | PHSM \$ <br> C5, <br> IM3 | $\begin{aligned} & \$ \text { C5 (-IM3) } \\ & \rightarrow(\text { SS-1) (- } \\ & \text { IM3) } \\ & \text { SS } \leftarrow \text { SS- } \\ & \text { IM3 } \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+3+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 18+3^{*} \\ & (\mathrm{IM} 3-2) \end{aligned}$ | Saves the contents of the main register block of operand 1 to the external memory whose address is SS-1 to SSIM3 (push). <br> At this time, the transfer direction of the main register and SS is the descending order (decrement) direction. After saving the data, SS is subtracted by IM3. For example, PHSM \$ 7,6 operates as follows. <br> - $\$ 7 \rightarrow(S S-1)$ <br> - $\$ 6 \rightarrow(\mathrm{SS}-2)$ <br> - $\$ 5 \rightarrow(\mathrm{SS}-3)$ <br> - $\$ 4 \rightarrow$ (SS-4) <br> - $\$ 3 \rightarrow(\mathrm{SS}-5)$ <br> - $\$ 2 \rightarrow(\mathrm{SS}-6)$ <br> - $\mathrm{SS} \leftarrow \mathrm{SS}-6$ | PHSM \$ 7,6 KC format PHSW \$ 7 (6) EU format PHSL \$ 2, L6 |
| PHUM <br> (PusH User stack pointer Multi byte) | PHUM \$ C5, IM3 | $\begin{aligned} & \text { \$ C5 (-IM3) } \\ & \rightarrow(\text { US-1) (- } \\ & \text { IM3) } \\ & \text { US < US- } \\ & \text { IM3 } \end{aligned}$ | No change | $\begin{aligned} & 3+3+6+ \\ & 3+3+3 \text { * } \\ & (\mathrm{IM} 3-2)= \\ & 18+3 \text { * } \\ & (\mathrm{IM} 3-2) \end{aligned}$ | The contents of the main register block of operand 1 are saved to the external memory whose addresses are US-1 to US-IM3 (push). At this time, the transfer direction of the | PHUM \$ 7,6 KC format PHUW \$ 7 (6) EU format PHUL \$ 2, L6 |


|  |  |  |  |  | main register and US is the decrement direction. <br> After saving the data, US subtracts IM3. <br> For example, PHUM \$ 7,6 performs the following operations. <br> - $\$ 7 \rightarrow$ (US-1) <br> - $\$ 6 \rightarrow$ (US-2) <br> - $\$ 5 \rightarrow$ (US-3) <br> - $\$ 4 \rightarrow$ (US-4) <br> - $\$ 3 \rightarrow$ (US-5) <br> - $\$ 2 \rightarrow$ (US-6) <br> - US $\leftarrow$ US-6 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STLM <br> (STore Lcd data port Multi byte: undisclosed instruction) | STLM \$ C5, IM3 | \$ C5 (IM3) <br> $\rightarrow$ LCD data port | No change | $\begin{aligned} & 3+3+22 \\ & +8 *(\mathrm{IM} 3- \\ & 2)=28+3 \\ & *(\mathrm{IM} 3-2) \end{aligned}$ | Operand \$ C5 to \$ C5 + (IM3-1) are output to the LCD data area. Output is performed in order of 8 bits. | STLM \$ 2,6 KC format STLW \$ 2 (6) EU format OCBL \$ 2,6 |
| LDLM <br> (LoaD Lcd data port Multi byte: <br> undisclosed instruction) | LDLM \$ C5 IM3 | \$ C5 (IM3) <br> $\leftarrow$ LCD data port | No change | $\begin{aligned} & 3+3+22 \\ & +8 *(\mathrm{IM} 3- \\ & 2)=28+3 \\ & *(\mathrm{IM} 3-2) \end{aligned}$ | Assign the value of the LCD data port to $\$ \mathrm{C} 5$ to \$ C5 + (IM3-1) of operand 1 according to the transfer protocol set in advance in LCDC. Reading is performed in 4-bit units, so when the graphic data on the screen is read, the upper and lower bits are switched in 4-bit units. <br> (Depending on the data transfer protocol settings, the read value can be output directly to the LCD.) The reading procedure is as follows. <br> (1) Specify drawing mode (anything) and LCD coordinate position to LCDC. (STLM after PPO \& HDF) <br> (2) Set read command ( \& HE1) to LCDC. (STL \& HE1 after PPO \& hDF) | LDLM \$ 2,6 KC format LDLW \$ 2 (6) EU format ICBL \$ 2,6 |


|  |  |  |  |  | (3) Execute LDLM with data RAM specified. (LDLM after PPO \& HDE) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PPOM <br> (Put Icd control POrt Multi byte: undisclosed instruction) | PPOM \$ <br> C5, <br> IM3 | $\begin{aligned} & \$ \text { C5 (IM3) } \\ & \rightarrow \text { LCD } \\ & \text { control Port } \end{aligned}$ | No change | $\begin{aligned} & 3+3+11 \\ & +8 *(\mathrm{IM} 3- \\ & 2)=17+8 \\ & *(\mathrm{IM} 3-2) ? \end{aligned}$ | Outputs the contents of operand 1 main registers \$ C5 to \$ C5 + (IM3-1) to the LCD control port. Output is performed in order of 8 bits. | PPOM \$ 2,6 <br> KC format <br> PPOW \$ 2 (6) <br> EU format <br> PCBL \$ 2,6 |
| PSRM <br> (Put Specific index Register Multi byte) | PSRM <br> SIR, $\$$ <br> C5, <br> IM3 | SIR $\leftarrow$ \$ C5 <br> (IM3) | No change | $\begin{aligned} & 3+3+11 \\ & =17 \end{aligned}$ | The contents of operand \$ 2 registers \$ C5 to \$ C5 + (IM3-1) are stored in the SIR specific index register. Since the data is overwritten and as a result the contents of \$ (C5 + (IM3-1)) are written to the SIR, this instruction is essentially unnecessary. SIR = SX, SY, SZ <br> For example, when PSRM SX, \$ 2,3 is executed with $\$ 2=0, \$$ $3=1, \$ 4=2, \$(2+3-1)$ $=\$ 4=2$ Assigned. <br> Refer to PSR and PSRW for precautions when using this instruction. | PSRM SX, \$ 2, <br> IM3 <br> KC format <br> PSRW SX, \$ 2 <br> (IM3) <br> EU format <br> PRAL \# 0, \$ 2, <br> IM3 |

## Mnemonic Table - Multi-byte arithmetic operation instruction (2 to 8 bytes) not disclosed

This instruction group expands the target register pair to 2 to 8 bytes by specifying operand 3 (INVM and CMPM are operand 2).
Arithmetic operations up to 8 bytes ( 64 bits) can be performed with this single instruction. Strictly speaking, INVM and CMPM are classified into shift instructions, but they are explained here because they are easier to understand with arithmetic instructions.
The number that can be specified for operand 3 (operand 2 for INVM and CMPM) is 1 to 8 , but if a value smaller than $2(=1)$ is set, execution will be 2 . HD61 is designed to output an error when 1 is specified.
Second, even when the specific index register SIR is used as an operand, neither the instruction code nor the operation clock is reduced.
The flag behavior seems to be as follows, but it is unknown whether this is accurate.
Z $\quad: 0$ if all bits are 0 as a result of operation.
C : 1 when there is a carry or borrow from the most significant bit (MSB).
LZ $\quad 00$ when the lowest 4 bits of the lowest 8 bits are 0 .

|  | UZ : 0 when the upper 4 bits of the most significant 8 bits are 0 . |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| INVM (INVert Multi byte) | INVM \$ <br> C5, <br> IM3 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ \text { C5 (IM3) } \\ & \leftarrow \text { NOT (\$ } \\ & \text { C5 (IM3)) } \end{aligned}$ | $\begin{aligned} & Z, C=1, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \\ & \\ & (\mathrm{JR}:+3) \end{aligned}$ | The contents of the main register block (IM3 byte) specified by operand 1 are bitinverted (1's complement). If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | INVM \$ 2,6 <br> INVM \$ 2,6, <br> LABEL; Jump <br> expansion <br> KC format <br> INVW \$ 2 (6) <br> INVW \$ 2 (6), JR <br> LABEL; Jump <br> expansion <br> EU format <br> INVL \$ 2, L6 <br> INVL \$ 2, L6, <br> LABEL; Jump <br> expansion |
| CMPM (CoMPlement Multi byte) | CMPM \$C5, IM3 [, (JR) LABEL ] | $\begin{aligned} & \$ \text { C5 (IM3) } \\ & \leftarrow \text { NOT (\$ } \\ & \text { C5 (IM3)) + } \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(I M- \\ & 2)=17+5 \\ & *(I M 3-2) \\ & \\ & (J R:+3) \end{aligned}$ | The contents of the main register block (IM3 byte) specified by operand 1 are bitinverted + 1 (2's complement). If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | CMPM \$ 2,6 <br> CMPM \$ 2,6, <br> LABEL; Jump <br> expansion <br> KC format <br> CMPW \$ 2 (6) <br> CMPW \$ 2 (6), JR <br> LABEL; Jump <br> expansion <br> EU format <br> CMPL \$ 2, L6 <br> CMPL \$ 2, L6, <br> LABEL; Jump <br> expansion |
| ADBM <br> (ADd Bcd <br> Multi byte) | ADBM \$ <br> C5, A , <br> IM3 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ \text { C5 (IM3) } \\ & \leftarrow \$ \text { C5 } \\ & \text { (IM3) + A } \\ & \text { (IM3) (BCD } \\ & \text { calculation) } \end{aligned}$ | Z, C, Lz, UZ change | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \\ & \\ & (\mathrm{JR}:+3) \end{aligned}$ | BCD adds the IM3 byte length \$ C5 register block of operand 1 and the IM3 byte length A register block specified by operand 2 and stores the result in the A block. <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | ADBM \$ 8, \$ 0,6; <br> Main registers <br> ADBM \$ 8, \$ SZ, <br> 6, LABEL; <br> Indirect <br> specification <br> with main <br> register + SIR <br> (with Jump <br> extension) <br> KC format <br> ADBW \$ 8, \$ 0 <br> (6); Main <br> registers <br> ADBW \$ 8, \$ SZ <br> (6), LABEL; <br> Indirect <br> specification <br> with main |


|  |  |  |  |  |  |  | register + SIR <br> (with Jump <br> extension) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| EU format |  |  |  |  |  |  |  |,


|  |  |  |  |  | indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | KC format <br> ADBCW \$ 8, \$ 0 <br> (6); Main <br> registers <br> ADBCW \$ 8, \$ SZ <br> (6), LABEL; <br> Indirect <br> specification <br> with main <br> register + SIR <br> (with Jump <br> extension) <br> EU format <br> ADBCL \$ 8, \$0, <br> L6; Main <br> registers <br> ADBCL \$ 8, \# 2, <br> L6, J.LABEL; main <br> register + <br> indirect <br> specification <br> with SR (with <br> Jump extension) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBBM <br> (SuB Bcd Multi byte) | SBBM \$ <br> C5, A, <br> IM3 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \text { \$ C5 (IM3) } \\ & \leftarrow \$ \text { C5 } \\ & \text { (IM3) -A } \\ & \text { (IM3) (BCD } \\ & \text { operation) } \end{aligned}$ | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \\ & \\ & (\mathrm{JR}:+3) \end{aligned}$ | BCD subtracts the IM3 byte-length A register block specified by operand 2 from the IM3 byte-length \$ C5 register block of operand 1 and stores the result in the $A$ block. <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | ```SBBM $ 8, $ 0,6; Main registers SBBM $ 8, $ SZ, 6, LABEL; Indirect specification with main register + SIR (with Jump extension) KC format SBBW $ 8, $0 (6); Main registers SBBW $ 8,$ SZ (6), LABEL; Indirect specification with main register + SIR (with Jump extension) EU format SBBL $ 8, $ 0, L6; Main registers SBBL $ 8, # 2, L6, J.LABEL; Main register + SR indirect``` |


|  |  |  |  |  |  | specification (with Jump extension) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBBM <br> (SuB Bcd immediate Multi byte) | SBBM $\$$ C5, IM5, IM3 [, (JR) LABEL ] | $\begin{aligned} & \$ \text { C5 (IM3) } \\ & \leftarrow \$ \text { C5 } \\ & \text { (IM3) -IM5 } \\ & \text { (BCD } \\ & \text { calculation) } \end{aligned}$ | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \\ & \\ & \text { (JR: +3) } \end{aligned}$ | BCD adds the 5-bit value of operand 2 from the contents of the main register block (IM3 byte) starting from \$ C5 of operand 1 and stores the result in the \$ C5 block. <br> Operand 2 can specify a BCD value from 0 to 31 . The calculation method of the BCD immediate value IM5 specified by operand 2 is Bit4 * \& H10 + HextoBCD (Bit3 to Bit0). <br> For example, if $\mathrm{IM} 5=$ \& H1A, the number to be added is $1^{*} \& \mathrm{H} 10+$ \& H 10 ( $\leftarrow 10$ is expressed as a hexadecimal $B C D$ ) $=$ \& H 2 O , and \& H 2 O is BCD added to the main register \$ C5 (IM3) . If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) |  <br> H1F, 6; Main <br> register + IM5 (In <br> the example, 1 * <br> \& H10 + <br> HextoBCD (\& HF) <br> $=\& \mathrm{H} 25$ is <br> subtracted) <br> SBBM \$ 4,15,6, <br> LABEL; Jump <br> expansion <br> KC format <br> SBBW \$ 4, \& H1F <br> (6); Main register <br> + IM5 <br> SBBW \$ 4,15 (6), <br> JR LABEL; Jump <br> expansion <br> EU format <br> SBBL \$ 4, \& H1F, <br> L6; Main register <br> + IM5 <br> SBBL \$ 4,15, L6, <br> J.LABEL; Jump expansion |
| SBBCM <br> (SuB Bcd <br> Check Multi byte) | SBBCM <br> \$C5, A <br> , IM3 [, <br> (JR) <br> LABEL ] | $\begin{array}{\|l} \hline \text { \$ C5 (IM3) - } \\ \text { A (IM3) } \\ \text { (BCD } \\ \text { operation) } \end{array}$ | $\begin{aligned} & \text { Z, C, LZ, } \\ & \text { UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 \text { * (IM- } \\ & 2)=17+5 \\ & *(I M 3-2) \\ & \\ & \text { (JR: +3) } \end{aligned}$ | BCD subtracts the IM3 byte length A register block specified by operand 2 from the IM3 byte length \$ C5 register block of operand 1, but does not store the result anywhere. <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | $\begin{aligned} & \text { SBBCM \$ 8, \$ } \\ & \text { o,6; Main } \\ & \text { registers } \\ & \text { SBBCM \$ 8, \$ SZ, } \\ & 6, \text { LABEL; } \\ & \text { Indirect } \\ & \text { designation with } \\ & \text { main register + } \\ & \text { SIR (with Jump } \\ & \text { extension) } \\ & \text { KC format } \\ & \text { SBBCW \$ 8, \$ } 0 \\ & \text { (6); Main } \\ & \text { registers } \\ & \text { SBBCW \$ 8, \$ SZ } \\ & \text { (6), LABEL; } \\ & \text { Indirect } \\ & \text { specification } \\ & \text { with main } \\ & \text { register + SIR } \end{aligned}$ |


|  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |


|  |  |  |  |  | for \$ C5 (including indirect specification by SIR). <br> However, the flag changes. <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | KC format <br> ANCW \$8, \$ 0 <br> (6); Main <br> registers <br> ANCW \$ 8, \$ SZ <br> (6), LABEL; <br> Indirect <br> specification <br> with main <br> register + SIR <br> (with Jump <br> extension) <br> EU format <br> ANCL \$ 8, \$ 0, L6; <br> Main registers <br> ANCL \$ 8, \# 2, L6, <br> J.LABEL; Indirect <br> specification <br> with main <br> register + SR <br> (with Jump <br> extension) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAM (NAnd Multi byte) | NAM \$ <br> C5, A, <br> IM3 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \text { \$ C5 (IM3) } \\ & \leftarrow \$ \mathrm{C} 5 \\ & (\mathrm{IM} 3) \text { nand } \\ & \text { A (IM3) } \end{aligned}$ | $\begin{aligned} & \mathrm{Z}, \mathrm{C}=1, \\ & \mathrm{LZ}, \mathrm{UZ} \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 \text { * (IM- } \\ & 2)=17+5 \\ & *(I M 3-2) \\ & \\ & \text { (JR: +3) } \end{aligned}$ | NAND the contents of the \$ C5 block of operand 1 and the contents of the A block of operand 2 (both $A$ and $B$ are IM3 bytes), and store the result in the $\$ \mathrm{C} 5$ block. <br> A can be specified only for $\$ \mathrm{C} 5$ (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | NAM \$ 8, \$ 0,6; <br> Main registers NAM \$ 8, \$ SZ, 6, LABEL; Indirect specification with main register + SIR (with Jump extension) KC format NAW \$ 8, \$ 0 (6); Main registers NAW \$ 8, \$ SZ (6), LABEL; Indirect specification with main register + SIR (with Jump extension) EU format NAL \$ 8, \$ 0, L6; Main registers NAL \$ 8, \# 2, L6, J.LABEL; Main register + SR indirect specification (with Jump extension) |


| NACM <br> (NAnd Check Multi byte) | NACM \$ <br> C5, A , <br> IM3 [, <br> (JR) <br> LABEL ] | \$ C5 (IM3) <br> nand $A$ <br> (IM3) | $\begin{aligned} & Z, C=1 \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \\ & \\ & (\mathrm{JR}:+3) \end{aligned}$ | NAND the contents of the \$ C5 block of operand 1 and the contents of the A block of operand 2 (both A and $B$ are IM3 bytes), but do not store the result anywhere. However, the flag changes. <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | NACM \$ 8, \$0,6; <br> Main registers <br> NACM \$ 8, \$ SZ, <br> 6, LABEL; <br> Indirect <br> designation by <br> main register + <br> SIR (with Jump <br> extension) <br> KC format <br> NACW \$ 8, \$ 0 <br> (6); Main <br> registers <br> NACW \$ 8, \$ SZ <br> (6), LABEL; <br> Indirect <br> specification <br> with main <br> register + SIR <br> (with Jump <br> extension) <br> EU format <br> NACL \$ 8, \$ 0, L6; <br> Main registers <br> NACL \$ 8, \# 2, L6, <br> J.LABEL; Indirect <br> specification <br> with main <br> register + SR <br> (with Jump <br> extension) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ORM (OR Multi byte) | ORM $\$$ <br> C5, A , <br> IM3 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ \text { C5 (IM3) } \\ & \leftarrow \$ C 5 \\ & \text { (IM3) or } A \\ & \text { (IM3) } \end{aligned}$ | $\begin{aligned} & Z, C=1, \\ & L Z, U Z \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \\ & (\mathrm{JR}:+3) \end{aligned}$ | Performs a logical OR operation on the contents of operand 1's $\$ \mathrm{C} 5$ block and operand 2's A block (both A and $B$ are IM3 bytes) and stores the result in the \$ C5 block. <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | ORM \$ 8, \$ 0,6; <br> Main registers <br> ORM \$ 8, \$ SZ, 6, <br> LABEL; Indirect <br> specification <br> with main <br> register + SIR <br> (with Jump <br> extension) <br> KC format <br> ORW \$ 8, \$ 0 (6); <br> Main registers <br> ORW \$ 8, \$ SZ <br> (6), LABEL; <br> Indirect <br> specification <br> with main <br> register + SIR <br> (with Jump <br> extension) <br> EU format |


|  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


|  |  |  |  |  | for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | XRW \$ 8, \$ 0 (6); <br> Main registers <br> XRW \$ 8, \$ SZ <br> (6), LABEL; <br> Indirect <br> specification <br> with main <br> register + SIR <br> (with Jump <br> extension) <br> EU format <br> XRL \$ 8, \$ 0, L6; <br> Main registers <br> XRL \$ 8, \# 2, L6, <br> J.LABEL; Indirect <br> specification <br> with main <br> register + SR <br> (with Jump <br> extension) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XRCM <br> (eXclusive oR Check Multi byte) | XRCM \$ <br> C5, A, <br> IM3 [, <br> (JR) <br> LABEL ] | $\begin{aligned} & \$ \text { C5 (IM3) } \\ & \text { xor A (IM3) } \end{aligned}$ | $\begin{aligned} & \text { Z, C = 0, } \\ & \text { LZ, UZ } \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \\ & \\ & \text { (JR: +3) } \end{aligned}$ | Performs an XOR operation on the contents of the \$ C5 block of operand 1 and the contents of the A block of operand 2 (both A and B are IM3 bytes), but the result is not stored anywhere. However, the flag changes. <br> A can be specified only for \$ C5 (including indirect specification by SIR). <br> If the last operand has a label, a relative jump is made after the operation. (JR tag can be omitted) | XRCM \$ 8, \$0,6; <br> Main registers <br> XRCM \$ 8, \$ SZ, <br> 6, LABEL; Main <br> register + SIR <br> indirect <br> specification <br> (with Jump <br> extension) <br> KC format <br> XRCW \$ 8, \$ 0 <br> (6); Main <br> registers <br> XRCW \$ 8, \$ SZ <br> (6), LABEL; Main <br> register + SIR <br> indirect <br> specification <br> (with Jump <br> extension) <br> EU format <br> XRCL \$ 8, \$ 0, L6; <br> Main registers <br> XRCL \$ 8, \# 2, L6, <br> J.LABEL; Main <br> register + SR <br> indirect <br> specification <br> (with Jump <br> extension) |

## Mnemonic Table - Multibyte shift instruction (2 to 8 bytes) not disclosed

|  | This instruction group expands the target register pair to 2 to 8 bytes by specifying operand 2. This single instruction can shift up to 8 bytes ( 64 bits), and only DIUM, DIDM, BYUM, and BYDM are available. <br> The bit shift system (BIUM, BIDM) and the rotate system (ROUM, RODM) are not prepared, and BUP and BDN are assigned to the instruction code to which they should have been assigned. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Format | Function | Flag | Number of Clocks | Description | Example Format |
| DIUM <br> (Digit Up Multi byte) | DIUM \$ <br> C5, <br> IM3 | See figure | $\begin{aligned} & Z, C=0, \\ & L Z=0, \\ & U Z \\ & \text { changes } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 \text { * (IM- } \\ & 2)=17+5 \\ & *(I M 3-2) \end{aligned}$ | The contents of the register block \$ C5 to \$ (C5 + (IM3-1)) starting with the main register number specified by operand 1 are increased 4 bits to the left, and 0 is placed in the lowest 4 bits. | DIUM \$ 2,6; The register block is \$ 2 to \$ 7 (6byte ascending order). KC format DIUW \$ 2 (6) EU format DIUL \$ 2, L6 |
| DIDM <br> (Digit Down Multi byte) | DIDM \$ <br> C5, <br> IM3 | See figure | $\begin{aligned} & Z, C=0, \\ & L Z, U Z= \\ & 0 \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 \text { * (IM- } \\ & 2)=17+5 \\ & *(I M 3-2) \end{aligned}$ | The contents of the register blocks \$ C5 to \$ (C5- (IM3-1)) starting with the main register number specified by operand 1 are lowered 4 bits to the right, and 0 is entered in the most significant 4 bits. | DIDM \$ 7,6; <br> Register block is \$ 7 to \$ 2 (6byte descending order). <br> KC format DIDW \$ 7 (6) <br> EU format DIDL \$ 7, L6 |
| BYUM <br> (BYte Multi byte) | BYUM \$ <br> C5, <br> IM3 | See figure | $\begin{aligned} & Z, C=0, \\ & L Z=0, \\ & U Z \\ & \text { changes } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5 *(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \end{aligned}$ | The contents of the register block \$ C5 to \$ (C5 + (IM3-1)) starting with the main register number specified by operand 1 are increased 8 bits to the left, and all Os are entered in the least significant byte. | BYUM \$ 2,6; The register block is \$ 2 to \$ 7 (in ascending order of 6 bytes). <br> KC format BYUW \$ 2 (6) <br> EU format BYUL \$ 2, L6 |
| BYDM <br> (BYte Multi byte) | BYDM \$ <br> C5, <br> IM3 | See figure | $\begin{aligned} & Z, C=0, \\ & L Z, U Z= \\ & 0 \\ & \text { change } \end{aligned}$ | $\begin{aligned} & 3+3+11 \\ & +5^{*}(\mathrm{IM}- \\ & 2)=17+5 \\ & *(\mathrm{IM} 3-2) \end{aligned}$ | The contents of the register block \$ C5 to \$ (C5- (IM3-1)) starting with the main register number specified by operand 1 are down 8 bits to the right, and 0 is placed in the most significant byte. | BYDM \$ 7,6; The register block is \$ 7 to \$ 2 (6byte descending order). <br> KC format BYDW \$ 7 (6) EU format BYDL \$ 7, L6 |

## 7-5 Instruction set Table

- HD61700.PDF: HD61700 Instruction Set Table
- HD61700.PDF: HD61700 Instruction Set Table (Open in a new window)


## 7-6 Appendix

## Output Format and Loader

This section describes the BAS format, PBF format, QL format and their loaders that the HD61 cross assembler outputs as default (no option), / p, and / q, respectively.
For the sake of easy understanding, the list in Table 6-1 will be given in a file output in each format.
Table 6-1. Sample list
HD61700 ASSEMBLER Rev 0.41-ASSEMBLY LIST OF [quick-loader.s]
0001: 0000
;
0002: 0000 ; quick-loader.s
0003: 0000 ; relocatble quick loader for FX-870P / VX-4
0004: 0000 ;
0005: 0000
0006: $0000 \quad$ CGRAM: EQU \& H153C ; address of DEFCHR \$ ()
0007: 0000 LEDTP: EQU \& H123C ; address of LCD dot matrix
0008: 0000
0009: 153C
ORG CGRAM
0010: 153C
START CGRAM
0011: 153C
0012: 153C
D6403C12 PRE IZ, LEDTP
0013: 1540
D6003C15 PRE IX, CGRAM
0014: 1544
D6205315 PRE IY, CGRAM + 23
0015: 1548
D8 BUP ; BlockUP
0016: 1549
566054 PST UA, \& H54
0017: 154C F7 RTN
0018: 154D ; end of program

## BAS Format

The BAS format files listed in Table 6-1 are shown in Table 6-2. As can be easily understood from Table 6-1 and Table 6-2, the BAS format is as follows.

- A text file to be included in a BASIC program.
- The first line of data consists of the machine language file name, machine language start address, machine language end address, and machine language execution address from the beginning.
- The second and subsequent lines are machine language data, and each line consists of a string consisting of 8 bytes expressed in hexadecimal notation and two pieces of data, the least significant byte of the 8 -byte checksum. If the last line is less than 8 bytes, no extra data is added at the end.


## BAS Format Files in Table

999 DATA QUICK-LOADER.EXE, \& H153C, \& H154C, \& H153C

1000 DATA D6403C12D6003C15,8B
1001 DATA D6205315D8566054,40
1002 DATA F7, F7

Writing a machine language prepared as data in the DATA statement in this way with a POKE statement is common in pocket computers, especially when there is no way to read a machine language such as BLOAD from an external device. This is the basis of how words are placed in memory. When stored as a DATA statement, a 1-byte code requires 2 bytes even in hexadecimal format, which is not good in terms of the use efficiency of the pocket computer memory. However, usability is generally good due to a device such as a loader.
A loader called Trans.b is attached to the HD61 cross assembler, and the list is shown in Table 6-3.

```
Table 6-3. Trans.b (loader for BAS format; for PB-1000 / C, AI-1000)
    '*** ASC2BIN for PB-1000 / C, AI-1000 ***
10 CLEAR: READ F $, ST, ED, EX: A = ST: ED = ED + 1: L = 1000
20 READ A $, S $: S = 0
30 FOR I = 1 TO LEN (A $) STEP2
40 D = VAL ("& H" + MID $ (A $, I, 2)): POKE A, D
50 S = S + D: A = A + 1: NEXT
60 IF RIGHT $ (HEX $ (S), 2) <> S $ THEN BEEP: PRINT "SUM ERROR: LINE ="; L: END
70 IF A <ED THEN L = L + 1: GOTO 20
80 IF EX <> 0 THEN BSAVE F $, ST, ED-ST, EX ELSE BSAVE F $, ST, ED-ST
90 BEEP1: PRINT "FILE CREATED": END
```

Trans.b is for PB-1000 / C and AI-1000 and saved as a binary file using BSAVE at line number 80, but FX-870P / VX-4 / VX-3 There is no BSAVE instruction. Therefore, to use Trans.b on FX-870P / VX-4 / VX-3, it is necessary to comment or delete line number 80.
Line number 60 checks whether the data in each DATA statement is correct using checksum data. This helped to make it easier to find typographical errors during program execution in an era when the Internet and personal computer communications were not common and you had to manually enter the program published in the magazine. Therefore, the checksum is basically useless in the present age when the network has developed and it is no longer necessary to input another person's machine code.

## PBF format

PBF format files listed in Table 6-1 are shown in Table 6-4. Although there are parts that cannot be understood from Table 6-1 and Table 6-4, the PBF format is as follows.

- A text file to send to a pocket computer from a personal computer.
- The first line of data consists of the machine language file name, machine language start address, machine language end address, and machine language execution address from the beginning.
- The second and subsequent lines are machine language data, consisting of a string of characters expressed in hexadecimal notation at every 120 bytes from the start address and two pieces of checksum for each data. If the last line is less than 120 bytes, no extra data is added at the end.

Table 6-4. PBF format file in Table 6-1
QUICK-LOADER.EXE, 5436,5452,5436
D6403C12D6003C15D6205315D8566054F7,1730
The PBF format is a text file of a machine language program used for software distribution on the home page of CASIO PB-1000 FOREVER by Jun Amano. This file is transferred from the personal computer to the pocket computer via RS-232C, loaded as a machine language code into the memory, and then filed on the pocket computer side. At that time, a PBF file reception program is required on the pocket computer side.

A loader for FX-870P / VX-4 / VX-3 called TransVX.b is attached to the HD61 cross assembler. The list is shown in Table 6-5.

```
Table 6-5. TransVX.b (loader for PBF format; for FX-870P / VX-4 / VX-3)
'PbfToBinVX.BAS (c) JUN AMANO / BLUE
10 CLS: CLEAR: OPEN "COMO:" FORINPUT AS # 1
20 INPUT # 1, F $, ST, ED, EX: AD = ST: BEEP
30 PRINT "Converting:"; F $: PRINT "Start:"; HEX $ (ST); "H End:"; HEX $ (ED); "H"
40 INPUT # 1, A $, S: SUM = 0
50 FOR I = 1 TO LEN (A $) STEP2
60 A = VAL ("& H" + MID $ (A $, I, 2))
70 POKE AD, A: SUM = SUM + A: AD = AD + 1: NEXT
80 IF S <> SUM THEN PRINT "SUM ERROR": BEEP: CLOSE: END
90 IF ED> AD THEN GOTO 40
100 CLOSE: PRINT "Completed!": BEEP1
110 IF EX <> 0 THEN PRINT "Execute MODE110 ("; EX; ")";
```

Note that the setting value of $\mathrm{F} . \mathrm{COM}$ is used for the communication parameter of TransVX.b. When changing the setting, modify the file descriptor "COM0:" part of line number 10 . In addition, TransVX.b (for FX-870P / VX-4 / VX-3) attached to HD61 is written in BASIC only from the viewpoint of portability, but the version accelerated in machine language is Jun Amano. Published on his website "CASIO PB-1000 Forever!" The URL is http://homepage3.nifty.com/Isigame/pb-1000/softlib/pbsoft1.htm The machine language data is divided in units of 120 bytes when reading data into $A \$$. This may be due to the BASIC limit of 255 characters.

## QL Format

QL format files listed in Table 6-1 are shown in Table 6-6. As can be understood from Table 6-1 and Table 6-6, the QL format is as follows.

- A text file to be included in a BASIC program.
- The data of the first line is the machine language start address, machine language end address, machine language execution address from the beginning.
- The second and subsequent lines are machine language data, and four character strings expressed in hexadecimal notation every 6 bytes from the start address are stored in one line, and 24 bytes are stored in one line. If the last line is less than 24 bytes, add 0 to the shortage to make it 24 bytes.


## Table 6-6. QL format files in Table 6-1

1000 DATA 5436,5452,5436
1001 DATA D6403C12D600,3C15D6205315, D8566054F700,000000000000

## The QL format is a data format for use with a quick loader that is about 10 times faster than loading machine language into memory in BAS format.

The quick loader was devised by Mr. Ao, the creator of HD61.
In the HD61 cross assembler, there is no detailed explanation about the QL format, and no loader is attached, but the list of the quick loader used in the programs that can be downloaded with "CASIO PB-1000 FOREVER!" And "HD61700 SPIRITS" Is shown in Table 6-7.

Table 6-7. Quick loader example (QL type loader; FX-870P / VX-4)
5 'Expanded CLEAR 0.04 for VX-4 / FX-870P 2003 BLUE
100 GOSUB900: BEEP1: PRINT "MODE110 (\& H"; HEX \$ (EX); ")" ;: END
900 'Machine Code Loader (FX-870P / VX-4)
910 RESTORE1000: READ ST, ED, EX: C = INT ((ED-ST) / 24)

```
920 DEFCHR \$ (252) = "D6403C12D600": DEFCHR \$ (253) = "3C15D6205315"
930 DEFCHR \$ (254) = "D8566054F700": MODE110 (\& H153C)
940 FOR I = 0 TO C: READ A \$, B \$, C \$, D \$
950 DEFCHR \$ (252) = A \$: DEFCHR \$ (253) = B \$: DEFCHR \$ (254) = C \$: DEFCHR \$ (255) = D \$
960 POKE \& H123E, (ST MOD 256): POKE \& H123F, INT (ST / 256)
970 IF (ED-ST) <24 THEN POKE \& H1246, \& H3C + (ED-ST)
980 MODE110 (\& H123C): ST = ST + 24: NEXT: CLS: RETURN
```

Table 6-5 shows the loader part of the extended CLEAR that secures the machine language area in the memory with FX-870P / VX-4 that can be downloaded with "CASIO PB-1000 FOREVER!" .
Quick loader

- Load machine language data to the CGRAM in the system area at high speed with the DEFCHR \$ instruction.
- The machine language loader loads the machine language (up to 24 bytes) into CGRAM to the target address at high speed.

High speed is realized by this method.
In the case of BAS format, the 1-byte data fetched with "D = VAL (" \& H "+ MID \$ (A \$, I, 2))" as shown in Table $6-3$, line number 60 is "POKE AD, The process of writing to memory with $D$ "is to extract the byte data character string from the character string, digitize it, convert the BCD floating point data of the numeric variables AD, D to the integer type with the POKE statement, and then write to the memory. The work to write to is done inside the BASIC system, and is more complicated than the program has seen, making it inefficient. On the other hand, the quick loader shown in Table 6-5 uses a system area as a relay point for memory transfer, but is a ROM routine that is optimized for 6 bytes x $4=24$ bytes in the DEFCHR $\$$ statements of line numbers 920, 930, and 950. After the transfer, the transfer destination address is rewritten with the line number 960, and the machine language transfer routine performs the transfer to the target address, minimizing unnecessary character string manipulation and numerical conversion, and speeding up. It has been realized.
In fact, even in the BAS format, do not perform "D = VAL (" \& H "+ MID \$ (A \$, I, 2))", store once in CGRAM in the system area with DEFCHR \$, and then transfer with PEEK, POKE It has been confirmed that the speed can be increased by about $35 \%$ just by using the method.
The list in Table 6-1 is the source equivalent of the machine language transfer routine, and it can be confirmed that they match by comparing line numbers 920 and 930 in Table 6-6 and Table 6-7. . The behavior is

- After specifying the transfer source start address and end address (CGRAM 24 bytes) and transfer destination (system area LEDTP ) with IX, IY, IZ ,
- Use block transfer instruction BUP to transfer 24 bytes of data and return

Perform the operation. This action transfers its own code to the LEDTP in the system area. As can be seen from Table 6-1, since the absolute jump instruction is not used, this machine language transfer routine is relocatable and can be executed at the transfer destination. Therefore, a routine for high-speed transfer from CGRAM to an arbitrary address is realized by rewriting the IZ transfer destination address with a POKE statement such as line number 960.
Although the quick loader in Table 6-7 is compact, it is difficult for humans to read for the first time, and it is not easy to modify the program. Table 6-8 shows quick loaders with improved readability, operability, and portability.

Table 6-8. Quick loader Example (QL loader; FX-870P / VX-4)
90 'quick-loader rewritten for readability, usability and portability
100 CLS: GOSUB 850: MODE110 (EX): END
110 '
840 'Quick Loader (FX-870P / VX-4)
845 'LDAD + 2,3: destination addr; LDAD + 6,7: source start addr; LDAD + 10,11: source end addr

850 CGRAM = \& H153C: LDAD = \& H1A3C: 'addr of DEFCHR \$ () and Mac-loader (in SAVE / LOAD buffer) 855 DEFCHR \$ (252) = "D6403C1AD600": DEFCHR \$ (253) = "3C15D6205315": DEFCHR \$ (254) = "D8566054F700"
860 MODE110 (CGRAM): 'relocatable mac-loader is transfered to LDAD by itself
865 IOBF = \& H1895: IOBF = PEEK (IOBF) + PEEK (IOBF + 1) * 256
870 RESTORE 1000: READ ST, ED, EX: C = INT ((ED-ST) / 24)
875 IF ED> = IOBF THEN BEEP: PRINT "Cannot alloc memory!": PRINT "Make mac area at least"; ED-ST + 1; "bytes": END
880 GOSUB 980
885 P = 0
890 FOR I = 0 TO 23
895 IF PEEK $(\mathrm{ST}+\mathrm{I})=$ PEEK $($ CGRAM +I$)$ THEN $\mathrm{P}=\mathrm{P}+1$
900 NEXT
905 IF P <> 24 THEN 915 ELSE BEEP 1: PRINT "Mac codes already loaded.": PRINT "Hit any key."
910 A \$ = INKEY \$: IF A \$ = "" THEN 910 ELSE RETURN
915 CLS
920 STO = ST
925 FOR I = 0 TO C
930 POKE LDAD + 2, (ST MOD 256): POKE LDAD + 3, INT (ST / 256): 'change destination
935 IF (ED-ST) <23 THEN POKE LDAD + 10, \& H3C + (ED-ST): ST = ED-23: 'change transfer size
940 MODE110 (LDAD): ST = ST + 24: 'execute data transfer by 24 bytes, basically
945 LOCATE 0,2: PRINT "BLOAD:"; ST-ST0; "bytes";
950 IF I <C THEN GOSUB 980: 'data preparation for mac-loader
955 NEXT
960 PRINT "-completed."
965 RETURN
970 '
975 '* DATPRE:' data preparation
980 READ A \$, B \$, C \$, D \$
985 DEFCHR \$ (252) = A \$: DEFCHR \$ (253) = B \$: DEFCHR \$ (254) = C \$: DEFCHR \$ (255) = D \$
990 RETURN

995 ' Line number 850 defines the start address CGRAM of DEFCHR \$ and the transfer destination (execution) address LDAD of the machine language transfer routine. Line number 845 indicates the location of the transfer destination address, transfer source start address, and transfer source end address of the machine language transfer routine. If the transfer destination address is changed with the POKE statement, such as line numbers 930 and 935, Good.

## 7-7 References and Links

- (1) Ao: "HD61700 Assembly Language Manual", http://www.geocities.jp/hd61700lab/
- (2) Piotr Piatek: "Description of the HD61700 microprocessor assembly language", http://www.pisi.com.pl/piotr433/index.htm
- (3) Kota-chan: PJ August 1990 issue, p.35, "KC-Disassembler".
- (4) P, H, M ,: PJ December 1992, p.51, " Assassembler ".
- (5) Aya Toji: PJ April 1993, p.83, " FX-870P Assembler ''.
- (6) Hakkun: PJ September 1993, p.83, " HD61700 X-Assembler Ver.4.05 ".
- (7) N. Hayashi: PJ February 1995, p.42, " HD61700 X-Assembler Ver. 6 '.


## 7-8 Figure

| ROU-Betriebsdiagramm | ROD-Betriebsdiagramm |
| :---: | :---: |
| ROU | ROD |
|  |  |
| BIU-Betriebsdiagramm | BID-Funktionsdiagramm |
|  |  |
| DIU-Betriebsdiagramm | DID Betriebsdiagramm |
|  |  |
| BYU-Betriebsdiagramm | BYD-Betriebsdiagramm |
|  |  |




## 7-9 Revision Information

Ed. 1 2011/6/12
Completed the HTML of the manual attached to HD61. The original description mistakes have been corrected, but there is a possibility that you have made a mistake.
In the future, correction of description errors and addition of information are planned.

## VIII. CASL

## In advance:

Information about the programming language CASL, as a book or on the Internet, is only available in Japanese. Furthermore, there is no German or English manual for the Casio FX-870P and the VX-4.

Despite extensive research, no comprehensive reference was found. The few PDFs on the Internet (Springer, CoFI, CANape, Crosstalk) do not describe the VX-4 - CASL language.

The few CASL websites found and the "readable" pages of the original manual are listed here. The compiled writings on CASL are just an attempt to give some insight into the language itself. For a deeper insight into the CASL language, you probably have to learn Japanese and the ones described in Section IX. Work through the books shown in the manuals.

Information shown in this chapter is translated from:

- Japanese WIKIPEDIA article
- Pages from the original manual
- TeamCASL website found:
http://www5a.biglobe.ne.jp/~teamcasl/caslkozatop.htm


## 8-1 What is CASL / COMET?

CASL is simple implementation of CASL assembler and COMET simulator written in Perl. The CASL assembler and the COMET simulator are designed for users to study principle operations of computers. In particular, CASL and COMET are used in a qualifying examination called as Japan Information-Technology Engineers Examination so that these programs would be of value for people who would like to acquire this qualification. Since both the CASL assembler and the COMET simulator are written only in Perl version 5 , these should work on almost all operating system including UNIX flavors, MS-DOS, Windows, and Macintosh.

CASL, the Common Algebraic Specification Language, was designed by the members of CoFI, the Common Framework Initiative for algebraic specification and development, and is a general-purpose language for practical use in software development for specifying both requirements and design. CASL is already regarded as a de facto standard, and various sublanguages andextensions are available for specific tasks.

COMET is the name of a virtual computer designed to be used for assembler language questions in information processing engineer tests.

Since the assembler language depends on hardware, COMET was developed as a non- existent computer, socalled virtual computer, to be fair to candidates for information processing engineer tests .

COMET is 16 bits per word and has five general-purpose registers, a program counter, and a flag register. Its main memory capacity is 65536 words, and it has a two-word instruction word that is sequentially controlled. The assembler language for COMET is called CASL, and in the assembler language section of the information processing engineer test, the program is written in CASL.

Although COMET is a virtual computer, several simulators have been created that run on Windows OS, etc., and are useful for understanding the operating principles of computers .

As of 2007, COMET II, the successor to COMET, is being used in the trial. In the past tests, a virtual machine called COMP-X was used , and the specifications are constantly being reviewed in this way for educational considerations. Among such virtual machines, MIX, which was devised by the author of the famous book " The Art of Computer Programming " on algorithms, is known.

## WIKIPEDIA:

The Common Algebraic Specification Language (CASL) is a general-purpose specification language based on first-order logic with induction. Partial functions and subsorting are also supported.

CASL has been designed by CoFI, the Common Framework Initiative (CoFI), with the aim to subsume many existing specification languages.

CASL comprises four levels:
basic specifications, for the specification of single software modules, structured specifications, for the modular specification of modules, architectural specifications, for the prescription of the structure of implementations, specification libraries, for storing specifications distributed over the Internet.

The four levels are orthogonal to each other. In particular, it is possible to use CASL structured and architectural specifications and libraries with logics other than CASL. For this purpose, the logic has to be formalized as an institution. This feature is also used by the CASL extensions.

## 8-2 Japanese CASL Wikipedia Article

This document describes the COMET/CASL implementation on the Casio PB-1000C which may differ from the original specification. It is based on the Japanese Wikipedia article [http://ja.wikipedia.org/wiki/CASL](http://ja.wikipedia.org/wiki/CASL) and on the analysis of the PB-1000C ROM disassembly.

## Overview

COMET is a virtual computer specially designed for educational purposes and programming ability testing in the Japanese Information Technology Standards Examination (JITSE). CASL is an assembly language for this computer. The revised versions of COMET and CASL, called COMET II and CASL II, are not supported by the PB1000C and therefore are out of the scope of this document.

## COMET Specification

COMET is a virtual machine with a von Neumann architecture. It operates on words of a fixed length of 16 bits. The processing is sequential. Negative numbers are represented in two's complement format.

## The following Data Types are Supported:

1. arithmetic, refers to signed integers in range -32768 to 32767
2. logical, refers to unsigned integers in range 0 to 65535
3. character, using an 8-bit Japanese standard JIS X 0201 that defines encoding for Latin and Katakana characters, stored one character per word in the lower 8 bits while the upper 8 bits are filled with zeros

## The Registers are as Follows:

## 1. General purpose 16 -bit registers GRO, GR1, GR2, GR3, GR4

These registers contain one of the operands and store results of the arithmetic, logical and shift operations. The other operand is a memory location referenced by the effective address, specified either directly by an absolute address, or by a sum of an absolute address and the contents of an index register (XR). GR1 to GR4 can be used as index registers.
GR4 is used as a stack pointer. It holds the address of the top of the stack. When a value is pushed onto the stack, GR4 is decremented by one, then the value is placed at the memory location pointed to by it. When a
value is popped off the stack, the contents of the memory location pointed to by GR4 is transferred, then GR4 is incremented by one.
An address range from \#FF80 to \#FFFF is allocated for the stack, but actually the stack and the object code occupy different address spaces. Therefore it is not possible to access the object code memory with the commands PUSH or POP, nor the stack area through an effective address.

## 2. Program counter PC

This register holds the memory address of the instruction currently being executed. After completing the instruction it is incremented so as to point to the next one, except on branches, subroutine calls and subroutine returns which load it with a new value.

## 3. Flag register FR

When the executed instruction is an arithmetic or logical operation, it is set to 10 (binary) if the result is negative, 00 if positive, and 01 if zero. Similarly, for comparison instructions it is set according to the comparison result.

## Instruction Format:

All instructions have a fixed length of two 16-bit words. These 32 bits are divided into the following fields:

1. The OP field ( 8 bits ) is the instruction opcode that specifies the operation to be performed.
2. The GR field (4 bits) specifies the number of the register to be used in the operation. It is ignored for the branch and PUSH instructions.
3. The XR field ( 4 bits) specifies the number of the register whose contents is added to the adr field to form an effective address. A value of 0 does not mean GRO, but that no address modification is performed.
4. The adr field ( 16 bits) specifies the memory address, optionally modified by the XR. Both the adr and XR fields are ignored for the POP and RET instructions.


## Instruction set summary:

The items within brackets [] are optional and can be omitted.

## LD GR, adr [, XR] - LoaD

Load the contents of the effective address to the specified GR register.

## ST GR, adr [, XR] - STore

Store the contents of the GR register at the effective address.

## LEA GR, adr [, XR] - Load Effective Address

Calculate the effective address and store it in the GR register.
ADD GR, adr [, XR] - ADD arithmetic
Adds the contents of the effective address to the contents of the GR and stores the result in the GR. The FR is set according to the result of the operation.

SUB GR, adr [, XR] - SUBtract arithmetic

Subtracts the contents of the effective address from the contents of the GR and stores the result in the GR. The FR is set according to the result of the operation.

## AND GR, adr [, XR]

Performs a bitwise AND operation between the contents of the GR and the contents of the effective address. The result is stored in the GR. In other words, the operation clears the bits of the contents of GR which corresponding bits of the contents of the effective address are cleared. The FR is set according to the result of the operation.

## OR GR, adr [, XR]

Performs a bitwise inclusive OR operation between the contents of the GR and the contents of the effective address. The result is stored in the GR. In other words, the operation sets the bits of the contents of GR which corresponding bits of the contents of the effective address are set. The FR is set according to the result of the operation.

## EOR GR, adr [, XR] - Exclusive OR

Performs a bitwise exclusive OR operation between the contents of the GR and the contents of the effective address. The result is stored in the GR. In other words, the operation toggles the bits of the contents of the GR which corresponding bits of the contents of the effective address are set. The FR is set according to the result of the operation.

## CPA GR, adr [, XR] - ComPare Arithmetic

Compare the contents of the GR with the contents of the effective address. The FR is set to 00 if the contents of GR is larger, 01 if equal, and 10 if smaller. The operands are treated as signed values.

## CPL GR, adr [, XR] - ComPare Logical

Similar to the CPA except that the operands are treated as unsigned values.

## SLL GR, adr [, XR] -

Shift Left LogicalThe contents of the GR is shifted to the left by the effective address. The shifted out bits are discarded and the vacated bits are filled with zeros. The FR is set according to the result of the operation.

## SLA GR, adr [, XR] - Shift Left Arithmetic

The contents of the GR, except for the sign bit, is shifted to the left by the effective address. The shifted out bits are discarded and the vacated bits are filled with zeros. The FR is set according to the result of the operation.

SRL GR, adr [, XR] - Shift Right Logical
Right shift version of SLL.
SRA GR, adr [, XR] - Shift Right Arithmetic
Right shift version of SLA. The vacated bits are filled with the sign bit instead of zeros.

## JPZ adr [, XR] - Jump on Plus or Zero

Branch to effective address (i.e. change the value of PC to the contents of the effective address) when the value of FR is 00 or 01.

## JMI adr [, XR] - Jump on MInus

Branch to effective address when the value of $F R$ is 10.

## JNZ adr [, XR] - Jump on Non Zero

Branch to effective address when the value of FR is 10 or 01.

## JZE adr [, XR] - Jump on ZEro

Branch to effective address when the value of $F R$ is 00 .
JMP adr [, XR] - unconditional JuMP
Branch to effective address unconditionally.
PUSH adr [, XR] - PUSH effective address
Calculate the effective address and store it on the top of the stack.

```
POP GR - POP a value
```

Retrieve the address stored at the top of the stack to a GR.
CALL adr [, XR] - CALL subroutine
Push the address of the subsequent instruction (=PC+2) onto the stack then pass the control to specified effective address.

## RET - RETurn form subroutine

Branch to address popped from the stack.

## CASL Specification

A CASL program consists of a sequence of statements. Each statement is written in a single line and consists of up to four fields: [label] [instruction] [operands] [;comment]
A label is an identifier that is assigned the address of the first word of the instruction. Labels are limited to 6 characters. A label must start at the first column and begin with an upper case letter, followed by upper case letters or digits.
An address in an instruction operand may be specified by a decimal number or by a label.
General purpose registers may be specified using a shorthand notation. The GR part may be omitted, so for example 0 is equivalent to GRO.

## CASL supports the following pseudo instructions:

## label START [optional entry point]

This instruction begins a program block. The preceding label is mandatory and specifies the name of the block. It is assigned the address of the optional entry point specified by a label defined within the block, and if it is omitted, the address of the beginning of the block. A CASL program can consist of multiple blocks. The block names are global, while the labels defined in a block are local to this block.

## END

Marks the end of a program block.
DC ... - Define Constant
Allocates a word (or words) of memory with initialized values. The operand may be a numeric constant or a string of characters.
Numeric operands may be specified in decimal or hexadecimal notation, or by a label. Decimal constants may be signed or unsigned. Hexadecimal constants are unsigned only and preceded with a \# character. The value is truncated to 16 bits and stored in a single word of the object program. String operands must be surrounded by apostrophes.

## DS n - Define Storage

Allocates the required number of words without initialization. The operand is a decimal number.

## EXIT

Terminates the program execution.

## CASL includes macro instructions for Input and Output:

## IN input buffer, input length

When this instruction is encountered during program execution, the program halts and waits for the user to enter a string of characters. When the user presses the EXE key, program execution continues. The input length contains the string length. Both IN operands are specified by label names. The size of the input buffer must be at least 80 words.

## OUT output buffer, output length

The contents of the output buffer is displayed as characters. The output length contains the data size. After displaying the string, the program execution pauses until any key is pressed. Both OUT operands are specified by label names.

## Error Messages

## Errors detected during assembly (CASL):

OM out of memory
LA label undefined or multiply defined
OC operation error
OR operand error
SO block definition error, for example missing START or END

## Run-time errors (COMET):

ST stack overflow/underflow
CD illegal opcode
AD illegal address

## CASL Menu

## [asmbl]

Assemble the selected sequential file.

## [source]

View and edit the sequential file with an empty name. If such file doesn't already exist, it will be created.

## [edit ]

View and edit the selected sequential file.
[PRT SW]
Select whether to output the assembly listing to a printer.

## key EXE

Assemble the selected sequential file then execute the resuling object code from the beginning (i.e. at the entry point of the first block) without asking the user any questions.

## COMET Menu

## [go ]

Run the object code at the specified address.

## [dump ]

Invokes the following submenu:

## [object]

Display the memory contents starting from the specified address. The screen can be scrolled with the up/down arrow keys. The value in the top row can be modified by pressing the left or right arrow key.

## [regist]

Display and edit the contents of the registers.

## [bpoint]

Specify a breakpoint address. The breakpoint can be cleared by typing an address outside the allowed range, for example -1.

## key EXE

Invokes the same function as the menu entry [object], but sets the starting address to \#0000 without asking the user.

## [edit ]

View and edit the source file.
[TR SW ]

Select the trace mode allowing single-stepping through the code. The trace information can be directed to a printer (with the menu entry LTRON).
key EXE
Run the object code from the beginning.

## Example Programs

```
; Program to solve the Tower of Hanoi puzzle using recursive calls,
; taken from the Japanese Wikipedia
; http://ja.wikipedia.org/wiki/CASL
MAIN START
    LD GRO,N
    LD GR1,A
    LD GR2,B
    LD GR3,C
    CALL HANOI ;hanoi(3,A,B,C)
    EXIT
; hanoi(N,X,Y,Z)
HANOI CPA GRO,ONE ;if N==1 then
    JZE DISP ;move it, return
    SUB GRO,ONE ;N-1
    PUSH 0,GR2 ;swap GR2 GR3
    LEA GR2,0,GR3
    POP GR3
    CALL HANOI ;hanoi(N-1,X,Z,Y)
    ST GR1,MSG1
    ST GR2,MSG2 ;now GR2 holds Z
    OUT MSG,LNG ;'from X to Z'
    PUSH 0,GR2 ;rotate GR1-GR3
    LEA GR2,0,GR1
    LEA GR1,0,GR3
    POP GR3
    CALL HANOI ;hanoi(N-1,Y,X,Z)
    PUSH 0,GR2 ;restore registers
    LEA GR2,0,GR1
    POP GR1
    ADD GRO,ONE ;also restore N
    RET
DISP ST GR1,MSG1 ;'from X to Z'
    ST GR3,MSG2
    OUT MSG,LNG
    RET
ONE DC 1
N DC 3 ;number of disks
LNG DC 11 ;message length
A DC 'A'
B DC 'B'
C DC 'C'
MSG DC 'from'
MSG1 DS 1
    DC 'to'
MSG2 DS 1
    END
```

; Executing this code yields the following result (where from A to C means to ; move the disk at the top of $A$ to $C$ ):

```
; From A to C
; From A to B
; From C to B
; From A to C
; From B to A
; From B to C
; From A to C
```


## ; Program to solve the eight queens puzzle,

```
; taken from the Calculator Benchmark web page
; http://www.hpmuseum.org/cgi-sys/cgiwrap/hpmuseum/articles.cgi?read=700
BGN START
LEA GRO,8
ST GRO,DIM
LEA GRO,O
LEA GR1,0
LOO CPA GR1,DIM
JZE L05
LEA GR1,1,GR1
LD GR3,DIM
ST GR3,ARY,GR1
LO1 ADD GRO,ONE
ST GR1,TMP
LD GR2,TMP
LO2 LEA GR2,-1,GR2
JZE LOO
LD GR3,ARY,GR1
SUB GR3,ARY,GR2
JZE L04
JPZ L03
EOR GR3,FFH
LEA GR3,1,GR3
L03 ST GR2,TMP
ADD GR3,TMP
ST GR1,TMP
SUB GR3,TMP
JNZ L02
LO4 LD GR3,ARY,GR1
LEA GR3,-1,GR3
ST GR3,ARY,GR1
JNZ L01
LEA GR1,-1,GR1
JNZ LO4
LO5 EXIT
ONE DC 1
FFH DC \#FFFF
DIM DS 1
TMP DS 1
ARY DS 9
END
```

; The result is stored in the array ARY. Also the register GRO contains the
; number of iterations (876).
; This program calculates and displays a square root of an integer number ; entered by the user. It illustrates the usage of multiple blocks.
MAIN START
IN BUF1,SIZE1
LEA GR1,BUF1
LD GR2,SIZE1
CALL ATOI
ST GRO,TEMP
LEA GR1,BUF3
CALL ITOA
LD GRO,TEMP
CALL SQRT
LEA GRO,0,GR1
LEA GR1,BUF4
CALL ITOA
OUT BUF2,SIZE2
EXIT
BUF1 DS 80
SIZE1 DS 1
BUF2 DC 'SQRT ('
BUF3 DS 5
DC ') ='
BUF4 DS 5
SIZE2 DC 20
TEMP DS 1
END
; convert a string to an unsigned integer in GRO
; string address in GR1, length in GR2
ATOI START
LEA GRO,0
L01 LEA GR2,-1,GR2
JMI LO2
LD GR3,0,GR1
LEA GR3,-48,GR3
JMI LO3
ST GR3,TEMP1
LEA GR3,-10,GR3
JPZ LO3
SLL GRO,1
ST GRO,TEMP2
SLL GRO,2
ADD GRO,TEMP2
ADD GRO,TEMP1
LEA GR1,1,GR1
JMP L01
L02 LEA GR2,1,GR2
LO3 RET
TEMP1 DS 1
TEMP2 DS 1
END
; convert an unsigned integer GRO to decimal
; result at the address GR1
ITOA START

```
    LEA GR2,4
L01 LD GR3,ZERO
LO2 CPL GRO,TENS,GR2
    JMI LO3
    SUB GRO,TENS,GR2
    LEA GR3,1,GR3
    JMP LO2
L03 ST GR3,0,GR1
    LEA GR1,1,GR1
    LEA GR2,-1,GR2
    JNZ LO1
    ADD GRO,ZERO
    ST GRO,0,GR1
    RET
ZERO DC '0'
TENS DC 1
    DC 10
    DC }10
    DC 1000
    DC 10000
    END
; square root of an unsigned integer
; radicand = GRO, root = GR1
SQRT START
    LEA GR1,0 ;root
    LEA GR2,0 ;remainder
    LEA GR3,8 ;number of root bits
; shift 2 bits from the radicand to the remainder
LO1 SLL GR2,2
    ST GRO,TEMP1
    SRL GRO,14
    ST GRO,TEMP2
    ADD GR2,TEMP2
    LD GRO,TEMP1
    SLL GRO,2
; try to subtract 4*root+1 from the remainder
    SLL GR1,2
    LEA GR1,1,GR1
    ST GR1,TEMP2
    SRL GR1,1
    CPL GR2,TEMP2
    JMI LO2
    SUB GR2,TEMP2
    LEA GR1,1,GR1
; next bit of the root
L02 LEA GR3,-1,GR3
    JNZ L01
    RET
TEMP1 DS 1
TEMP2 DS 1
    END
```


## 8－3 CASL From the Original Manual

 －ーローム

0


ソのプ。
（ CASL ）


Aキー（Assemble）…ソースプログラムのアセンブル
sキー（Source）……ソースの作成•編集
（ $\mathbf{C} \neq(\mathrm{Cal}) \cdots \cdots \cdots \cdots$ マニュアル計算モードへ戻る

| （Gキー（Go） | オブジェクトプログラムの実行画面に移ります。 |
| :---: | :---: |
| （Dキー（Dump） | ダンプのメニュー画面に移ります。 |
| （Sキー（Source） | エディタに入り，ソースプログラムを表示します。 |
| （Cキー（Cal） | マニュアル計算モードに入ります。 |
| （Pキー（Print） | プリンタの ON／OFFを指定します。 |
| Tキー（Trace） | トレースの ON／OFFを指定します。 |
| Ex日キー（実行） | オブジェクトプログラムを実行します。 |

## a CASL Project „Jozan＂

［プログラム例］割り算のプログラム（ $\mathrm{A} \div \mathrm{B}=\mathrm{SHO}$ 余りAMARI）

| ラベル | 命令コード | オペランド | 説 明 |
| :---: | :---: | :---: | :---: |
| JOZAN | START |  | 割り算（除算）プログラムを開始 |
|  | LEA | GR1， 0 | GR1に商を入れる，初期値0 |
|  | LD | GR0，A | GR0にA番地の内容を入れる |
| LOOP | SUB | GR0，B | GR0からB番地の内容を引く |
|  | JMI | ANS | 結果が負ならばANS番地に飛ぶ |
|  | LEA | GR1，1，GR1 | GR1に 1 を加える |
|  | JMP | LOOP | LOOP番地に飛ぶ |
| ANS | ADD | GR0，B | GR0に B 番地の内容を加える |
|  | ST | GR0，AMARI | GR0を余りとしてAMARIに格納 |
|  | ST | GR1，SHO | GR1を商としてSHOに格納 |
|  | EXIT |  | プログラムの実行終了 |
| A | DC | 13 | 割られる数 13 |
| B | DC | 5 | 割る数5 |
| SHO | DS | 1 | 商を格納する番地 |
| AMARI | DS | 1 | 余りを格納する番地 |
|  | END |  | プログラムの終了 |

アセンブル後のメニュー

ダンプメニュー

```
Object/Register/Break point
```




## レジスタの初期値

| GRD：ロロロロ GR2：0000 GR4：FFFF GRD？－ | 0 0 65535 |  | 0 |
| :---: | :---: | :---: | :---: |



| （6）Ex | 0000 | JOZAN | LEA GR1， 0000 |
| :---: | :---: | :---: | :---: |
|  |  | $00000000$ | 00000000 FFFF 1 |
| Exa | 0002 |  | LD GR0， 0014 |
|  |  | 000D 0000 | 00000000 FFFF 1 |
| ExE | 0004 | LOOP | SUB GR0， 0015 |
|  |  | 00080000 | $00000000 \stackrel{\sim}{\mathrm{FFFFF}} 0$ |
| ExE | 0006 |  | JMI 000C |
|  |  | 00080000 | 00000000 FFFF 0 |
| Exx | 0008 |  | LEA GR1，0001，GR1 |
|  |  | 00080001 | 00000000 FFFF 0 |
| Exe | 000A |  | JMP 0004 |
|  |  | 00080001 | 00000000 FFFF 0 |
| ExE | 0004 | LOOP | SUB GR0， 0015 |
|  |  | 00030001 | 00000000 FFFF 0 |

## 表示の見方

```
PC ラベル 命令コードオペランド
\downarrow \downarrow \downarrow \downarrow
0000 JOZAN LEA GR1,0000
\begin{tabular}{cccccc}
0000 & 0000 & 0000 & 0000 & FFFF & 1 \\
\(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\)
\end{tabular}
    GR0 GR1 GR2 GR3 GR4 FR
```

$\left.\begin{array}{c}\text { GR0 } \\ \text { ( } \\ \text { GR4 }\end{array}\right\}$ レジスタの内容

| 表 示 |  | 本機 | 仕様書 |
| :---: | :---: | :---: | :---: |
| FR | フラグの値 | 0 | 00 |
|  |  | 1 | 01 |
|  |  | 2 | 10 |

仕樣書とは試験センターのCOMET仕様書のことです。


## The CASL Code in the Original Manual

## START，END，DC，DS 擬似命令



## メインプログラムの記述例

MAIN START
プログラム

## EXIT <br> END

## サブルーチンの記述例

## SUBR START

プログラム
RET
END

メインプログラムを記述するときは，先頭にSTART命令を書き，次にプログラムの内容を書き最後に処理を終了させるEXITとENDを書きます。
サブルーチンも同様に，先頭にSTARTを最後にENDを書きます。


## LD，ST，LEA 機械語命令：ロードストア命令，ロードアドレス命令



## プログラム例

| ラベル | 命 令 | オペランド | 解 説 |
| :---: | :---: | :---: | :---: |
| BGN | START |  | まず，A 番地に格納されている数値がGR |
|  | LD | GR1，A | 1に格納されます（LD）。次に，GR 2 に定 |
|  | LEA | GR2， 1 | 数1が格納されます（LEA）。最後に，A＋ |
|  | ST | GR1，A，GR2 | GR2の内容の番地，すなわち A＋1 番地 |
|  | EXIT |  | にGR1の内容35が格納されます（ST）。 |
| A | DC | 35 |  |
|  | DS | 1 |  |
|  | END |  |  |



## ADD．SUB 機㭜語命令：算術潢算命令



## プログラム例

| ラベル | 命 令 | オペランド | 解 説 |
| :---: | :---: | :---: | :---: |
| BGN | START |  | まず，A番地に格納されている 16 進数値\＃0029がGR1に設定されます。次に， この値にB番地の内容である \＃000Eを算術加算した値\＃ 0037 が，GR 1 に格納 |
|  | LD | GR1，A |  |
|  | ADD | GR1，B |  |
|  | SUB | GR1，C |  |
|  | ST | GR1，ANS | されます（ADD）。同様に，C番地の内容 |
|  | EXIT |  | である\＃001AをGR1から算術減算した値\＃001Dが，GR1に格納されます。 |
| A | DC | \＃ 0029 |  |
| B | DC | \＃ 000 E | （SUB）最後に，GR1の内容を ANS 番 |
| C | DC | \＃001A | 地に格納します。 0029 |
| ANS | DS | 1 | ＋$\lcm{0000 \mathrm{E}}$（ ADD ） |
|  | END |  | $\begin{array}{r} 0037 \\ -\lcm{001 \mathrm{~A}} \quad(\mathrm{SUB}) \end{array}$ |
|  |  |  | 001D |

## AND，OR，EOR 機械語命令：論理演算命令

| $\begin{array}{\|l} \hline \text { 命 } \\ \text { 令 } \\ \text { 名 } \end{array}$ | 論理積 AND | 書 | 式 |
| :---: | :---: | :---: | :---: |
|  |  | 〔LABEL〕 AND | ，XR］ |
| 機能 | GRの内容と実効アドレスによって示される番地の内容のビットごとの論理積を，GRに設定します。演算結果によって，FRを設定します。 |  |  |
| $\begin{aligned} & \text { 命 } \\ & \text { 令 } \\ & \text { 名 } \end{aligned}$ | 論理和 OR | 書 | 式 |
|  |  | 〔LABEL〕 OR GR | XR］ |
| 機能 | GRの内容と実効アドレスによって示される番地の内容のビットごとの論理和を，GRに設定します。演算結果によって，FRを設定します。 |  |  |
| 命 | 排他的論理和 <br> Exclusive OR | 書 | 式 |
| 名 |  | 〔LABEL〕 EOR | XR］ |
| 機 | GRの内容と実効アドレスによって示される番地の内容のビットごとの排他的論理和を， GRに設定します。演算結果によって，FRを設定します。 |  |  |

## プログラム例

| ラベル | 命 令 | オペランド | 解 説 |
| :---: | :---: | :---: | :---: |
| BGN | START |  | まず，GR1に16進定数\＃5555が格納され |
|  | LD | GR1，A | ます。次に，それと A 番地の内容である |
|  | AND | GR1，B | \＃137Fと論理積を取った結果\＃1155がG |
|  | EXIT |  | R1に格納されます。 |
| A | DC | \＃ 5555 | \＃5555＝ 0101010101010101 |
| B | DC | \＃137F | AND）\＃137F $=0001001101111111$ |
|  | END |  | （このプログラム例でのANDと同様に ORとEORも使用できます。） |

## コラムの論理演算

論理積（AND）では 2 つの値とも 1 のときのみ 1 になり，論理和（OR）ではどちらか一方が 1 ならば 1 になり，排他的論理和（EOR）では 2 つの値が異なるときのみ 1 になり ます。これを図で表わすと右のようになります。

| 演算値 |  | AND | OR | EOR |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 |

## CPA，CPL 機械語命令：比較演算命令

| 命 | 算術比較 | 書 |
| :---: | :--- | :--- |
| 名 | ComPare Arithmetic | 〔LABEL〕CPA GR，adr〔，XR〕 |
| 機 | GRの内容と実効アドレスによって示される番地の内容を算術比較し，その結果により， |  |
| 能 | FRの値を設定します。 |  |
| 命 | 論理比較 | 書 |
| 倉 | ComPare Logical | 〔LABEL〕CPL GR，adr〔，XR〕 |
| 機 | GRの内容と実効アドレスによって示される番地の内容を論理比較し，その結果により， |  |
| 能 | FRの値を設定します。 |  |

## プログラム例

| ラベル | 命 令 | オペランド | 解 説 |
| :---: | :---: | :---: | :---: |
| BGN | START LEA CPA CPL EXIT DC END | GR1，－ 32 <br> GR1，A <br> GR1，A <br> \＃0020 | まず，GR1に定数－32が格納されます。次に，CPA命令によりA番地の内容 \＃ 20 $=(32)_{10}$ と算術比較されます。この場合は， GR1（ -32$)_{10}<\mathrm{A}$ 番地の内容 ${ }^{(32)_{10}}$ なのでFRのビット値は（10） 2 になります。 <br> 同様に，次のCPL命令でも比較が行わ れますが，ここでは以下に示したような ビット構成による論理比較が行なわれま す。この場合は， <br> GR1（FFE0）${ }_{16}>\mathrm{A}$ 番地の内容（0020）${ }_{16}$ なのでFRのビット値は（00）2 になります。 $\mathrm{GR} 1=(-32)_{10} \text { の }$ <br> ビット構成 1111111111100000 <br> A番地の内容 $\# 20=(32)_{10}$ の <br> ビット構成 0000000000100000 |

## SLA，SRA，SLL，SRL 機械語命令：シフト演算命令

| $\begin{aligned} & \hline \text { 命 } \\ & \text { 令 } \\ & \text { 名 } \end{aligned}$ | 算術左シフト <br> Shift Left Arithmetic | 書 | 式 |
| :---: | :---: | :---: | :---: |
|  |  | 〔LABEL〕 SLA GR | ，XR］ |
| 機能 | GRの内容を実効アドレスの数だけ左にシフトします。ただし，最上位ビット（符号ビッ ト）はシフト前の値が保存され，空きビットには 0 が入ります。 | シフトします。ただし，最上位ビット（符号ビッ トには 0 が入ります。 |  |
| $\begin{array}{\|l\|l\|} \hline \text { 侖 } \\ \text { 令 } \\ \text { 名 } \end{array}$ | 算術右シフト <br> Shift Right Arithmetic | 書 | 式 |
|  |  | 〔LABEL〕 SRA GR | ，XR〕 |
| 機能 | GRの内容を実効アドレスの数だけ右にシフトします。ただし，最上位ビットはシフト前 の値が保存され，その値で空きビットが埋められます。 |  |  |
| 命 | 論理左シフト <br> Shift Left Logical | 書 | 式 |
| 名 |  | 〔LABEL〕 SLL G | XR］ |
| 機能 | GRの内容を実効アドレスで示された数だけ左にシフトします。 シフトの結果による空きビットには 0 が入ります。 |  |  |
| 命 | 論理右シフト <br> Shift Right Logical | 書 | 式 |
| 名 |  | 〔LABEL〕 SRL GR | ，XR〕 |
| 機 | GRの内容を実効アドレスで示された数だけ右にシフトします。 シフトの結果による空きビットには 0 が入ります。 |  |  |

プログラム例

| ラベル | 命 令 | オペランド | 解 説 |
| :---: | :---: | :---: | :---: |
| BGN | START |  | まず，GR1にA番地の内容である 7 FFF |
|  | LD | GR1，A | （16進）が格納されます。次にGR1の内容 |
|  | SLA | GR1， 5 | が左に 5 桁算術シフトされます。その結 |
|  | EXIT |  | 果GR1には7FE0（16進）が残ります。フラ |
| A | DC | \＃ 7 FFF | グは正ですので $(00)_{2}$ になります。 |
|  | END |  | $7 \mathrm{FFF}=0111111111111111$ |
|  |  |  | $0111111111100000=7 \mathrm{FE} 0$ |

## JPZ，JMI，JNZ，JZE，JMP 機械語命令：分岐命令



プログラム例

| ラベル | 命 令 | オペランド | 解 説 |
| :---: | :---: | :---: | :---: |
| BGN | START |  |  |
|  | LD | GR0，MAX | み込み，そのデータの中から正の最小値 |
|  | ST | GR0，MIN | を探し，そのデータを保存するというも |
|  | LEA | GR1， 0 | のです。ただし，「3」というデータがある |
| L1 | LD | GR0，DATA，GR1 | 場合は，そのデータだけを除外して処理 |
|  | CPA | GR0，A | を行ないます。 |
|  | JMI | L2 | はじめに，CASLであつかえる符号つき |
|  | CPA | GR0，B | の最大値7FFFHをMIN 番地に格納して |
|  | JZE | L2 | おきます。DATA番地からのデータをGR 0 |
|  | CPA | GR0，MIN | に読み込み，それが， |
|  | JPZ | L2 | －A番地の内容1より小さい（ 0 や負の |
|  | ST | GR0，MIN | データは切り捨てる）。 |
| L2 | LEA | GR1，1，GR1 | －B番地の内容3に等しい（ 3 は除外す |
|  | CPA | GR1，C | る） |
|  | JMI | L1 | －MIN番地の内容より大きいか等しい。 |
|  | EXIT |  | とき，L2にジャンプします。そうでない |
| A | DC | 1 | ときはGR0の内容をMINに格納します。 |
| B | DC | 3 | L2以下では，GR1を1だけ増加して次の |
| C | DC | 5 | データを読み込めるようにします。GR1 |
| MAX | DC | \＃ 7 FFF | がC番地の内容（ $5=$ デー夕数）より小さ |
| MIN | DS | 1 | いときはL1にジャンプして再び比較を行 |
| DATA | DC | 5 | ないます。 |
|  | DC | －1 | 最後に 3 以外の正の最小値 4 がMIN番 |
|  | DC | 0 | 地に格納されてプログラムが終了します。 |
|  | DC | 3 |  |
|  | DC | 4 |  |
|  | END |  |  |

## PUSH，POP 機械語命令：スタック操作命令 <br> CALL，RET 機械語命令：コールリターン命令

| 命 <br> 令 <br> 名 | プッシュ <br> PUSH effective address | 書 式 |
| :---: | :---: | :---: |
|  |  | 〔LABEL〕 PUSH adr 〔，XR〕 |
| 機 | スタックポインタ（SP）から1をアドレス減算したあと，実効アドレスによって示された番地をSPが示す番地に格納します。 |  |
| $\begin{array}{\|l\|} \hline \text { 侖 } \\ \text { 名 } \\ \hline \end{array}$ | ポップ <br> POP up | 書 式 |
|  |  | 〔LABEL〕 POP GR |
| 機 | スタックポインタ（SP）の示す番地の内容をGRに設定し，SPに1をアドレス加算します。 |  |
| $\begin{aligned} & \text { 命 } \\ & \text { 令 } \\ & \text { 名 } \end{aligned}$ | コール <br> CALL subroutine | 書 式 |
|  |  | 〔LABEL〕 CALL adr〔，XR〕 |
| 機 | 実効アドレスに示される番地に分岐し，処理の流れがサブルーチンに移されます。この とき，戻り番地がスタックに保存されます。 |  |
| $\begin{aligned} & \hline \text { 命 } \\ & \text { 令 } \\ & \text { 名 } \end{aligned}$ | リターン <br> RETurn from subroutine | 書 式 |
|  |  | 〔LABEL〕 RET |
| 機 | スタックに保存されていた戻り番地がプログラムカウンタにセットされ，サブルーチン からメインプログラムに処理の流れが戻されます。 |  |

プログラム例

| ラベル | 命 令 | オペランド | 解 説 |
| :---: | :---: | :---: | :---: |
| MAIN | START | SUBR | まず，メインプログラムはサブルーチン |
|  | CALL |  | を呼び出すだけの構成になっています。 |
|  | EXIT |  | サブルーチンではPUSH，POP命令を行 |
|  | END |  | ない，スタックを通してGR1に100を入 |
| SUBR | START |  | れます。そして，RET 命令によってメイ |
|  | PUSH | 100 | ンプログラムに戻ります。 |
|  | POP | GR1 |  |
|  | RET |  |  |
|  | END |  |  |

## IN，OUT，EXIT マクロ命令

| 命令名 | IN 命令 | 書 式 |
| :---: | :---: | :---: |
|  |  | 〔LABEL〕IN 入力領域，入力文字長 |
| 機 | キーボードから 1 レコードの文字データを入力し， 80 語の入力領域に書いたラベル名の番地から格納します。入力文字長には，文字数が格納されます。 |  |
| $\begin{array}{\|l\|l} \hline \text { 侖 } \\ \text { 令 } \\ \hline \text { 名 } \end{array}$ | OUT 命令 | 書 式 |
|  |  | 〔LABEL〕OUT 出力領域，出力文字長 |
| 機 | 出力領域に格納されている文字データを，表示画面に1レコードとして出力します。 ただし，出力文字長の長さまでしか出力しません。 |  |
| 命 | EXIT 命令 | 書 式 |
| 含 |  | 〔LABEL〕 EXIT |
| 機 | メインプログラムの実行を終了します。 |  |

## プログラム例



－C 使用時のユーザーズエリア（プログラム・データエリア＋Cエリア）
最大 8 KB RAM時 3611 バイト
40KB RAM時 36379 バイト
※最大とは，CLEAR，1280バイトの時です。

$$
\begin{aligned}
& \text { デフォルトは } 8 \sim 16 \mathrm{~KB} \text { 時 } \text { CLEAR, } 1536 \\
& 40 \mathrm{~KB} \text { 時 } \mathrm{CLEAR}, 8192 \text { です。 }
\end{aligned}
$$

－C を動作するには，変数エリアが最低1280バイトファイルフリーエリアが最低2048バ イト必要です。

## 8-4 CASL from Inet-Site: http://www5a.biglobe.ne.jp ...

The next sides are tranlated from the Inet-side: http://www5a.biglobe.ne.jp/~teamcasl/caslkozatop.htm The TeamCASL pages präsent the CASL II instruction.

## The CASL introduction corner - Table Contents

| 1. Basic structure of CASLII | 5. Branch instruction | 9. Other orders |
| :---: | :---: | :---: |
| program | (1) JPL instruction | (1) SVC instruction |
| (1) Basic rules of the program <br> (2) Program example 1 <br> (3) Program example 2 | (2) JMI instruction | (2) NOP instruction |
|  | (3) JNZ instruction |  |
|  | (4) JZE instruction |  |
|  | (5) JOV instruction <br> (6) JUMP instruction |  |
| 2. Load store instruction | 6. Shift operation instruction | 10. Macro instruction |
| (1) LD instruction | (1) SLA instruction | (1) IN instruction |
| (2) ST instruction | (2) SRA instruction | (2) OUT instruction |
| (3) LAD instruction | (3) SLL instruction | (3) RPUSH instruction |
|  | (4) SRL instruction | (4) RPOP instruction |
| 3. Operation instruction | 7. Stack operation | 11. Assembler instructions |
| (1) ADDA instruction | instruction | (1) START instruction |
| (2) ADDL instruction | (1) PUSH instruction | (2) END instruction |
| (3) SUBA instruction | (2) POP instruction | (3) DS instruction |
| (4) SUBL instruction | (3) Program example | (4) DC instruction |
| (5) AND instruction |  |  |
| (6) OR instruction |  |  |
| (7) XOR instruction |  |  |
| 4. Comparison operation | 8. Call return instruction |  |
| instruction | (1) CALL instruction |  |
| (1) CPA instruction | (2) RET instruction |  |
| (2) CPL instruction | (3) Program example |  |

## 1. Basic structure of CASL II Program

## Basic rules of CASLII program

- Write in labels, instructions, and operands (arguments)
- Command words are written in uppercase letters
- Start with START command, end program with END command
- Label the START instruction line

Examples 1 and 2 show the basic structure of the program.

Example 1

| label | order | operand |
| :--- | :--- | :--- |
| PROG1 | START | GO |
| DATA1 | DC | 1 |
| DATA2 | DC | Two |
| ANS | DS | 1 |
| GO | LD | GR0, DATA1 |
|  | ADDA | GR0, DATA2 |
|  | ST | GR0, ANS |
|  | END |  |

Example 2.

| PROG2 | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA1 |
|  | ADDA | GR0, DATA2 |
|  | ST | GR0, ANS |
| DATA1 | RET |  |
| DATA2 | DC | 1 |
| ANS | DS | 1 |
|  | END |  |

## 2. Load / store instruction

Assembler languages such as CASL first read data from memory into a storage device called a register, and then perform calculations.

This section describes the instructions for exchanging data between memory and registers.
(1) LD instruction Instruction to read data from memory to register

Description method

| label | LD | GRx, address [, GRx] |
| :--- | :--- | :--- |

The contents of the address are stored in GRx.
The register described after the address specifies the index register. (Optional)
The relative position of the address can be specified by using the index register.
Omit the index address specification.
When trying to process data in a program, you must use the LD instruction.
Program example.

| PROG_LD | START | GO; Start processing from label GO |
| :--- | :--- | :--- |
| ADR | DC | 10; Define constant 10 |
| GO | LD | GR0, ADR; 10 is stored in GR0 |
|  | END |  |
| (2) ST instruction Instruction to write data in the register to memory |  |  |

Description method

| label | ST | GRx, address [, GRx] |
| :--- | :--- | :--- |

This is an instruction to write the data in the register to the memory.
Program example.

| PROG_ST | START | GO |
| :--- | :--- | :--- |
| ANS |  |  |
| GO | DS | 1; Secures one word length for data storage area |
|  | ST | GR1, ANS; GR1 content in ANS |
|  | END |  |
| (3) LAD instruction Instruction to store address directly |  |  |


| Description method | LAD | GRx, address [, GRx] |
| :--- | :--- | :--- |

Store the address in a register.
Difference from LD instruction The LD instruction reads the contents of the specified address . The LAD instruction reads the specified address .

Program example.

| PROG_LAD | START | GO |
| :--- | :--- | :--- |
| ADR | DC | 1 |
| GO | LAD | GR2, ADR; GR2 contains ADR address instead of |
|  | END | 1 |

## 3. Operation instruction

CASL provides arithmetic and logic instructions.
(1) ADDA arithmetic addition instruction

Description method

| label | ADDA | $r$, address [, x$]$ |
| :--- | :--- | :--- |

Adds the contents of the address to the value stored in $r$ and stores it in $r$.
In the expression, $\mathrm{r}=\mathrm{r}+$ the contents of the address.
Program example.

| PRG_ADDA | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA1; Read data to register |
|  | ADDA | GR0, DATA2; Add contents of DATA2 to GR0 |
|  | ST | GR0, ANS; Store result in ANS |
| RET | ;The end of the program |  |
| DATA1 | DC | 1; Define data |
| ANS | DC | 2; Define data |
|  | DS | 1; Secure data storage area |
|  | END |  |

(2) ADDL instruction Logical addition instruction

Description method

| label | ADDL | r, address [, x$]$ |
| :--- | :--- | :--- |

Adds the contents of the address to the value stored in $r$ and stores it in $r$. Works the same as $r=r+$ contents of address.

The difference from the ADDA instruction is handled as if there is no sign (,+- ).
In other words, we don't think about minus.
Program example.

| PRG_ADDL | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA1; Read data to register |
|  | ADDL | GR0, DATA2; Add contents of DATA2 to GR0 |
|  | ST | GR0, ANS; Store result in ANS |
|  | RET | ;The end of the program |
| DATA1 | DC | 1; Define data |
| DATA2 | DC | 2; Define data |
| ANS | DS | 1; Secure data storage area |
|  | END |  |

(3) SUBA instruction Arithmetic subtraction instruction

Description method

| label | SUBA | r, address $[, \mathrm{x}]$ |
| :--- | :--- | :--- |

This is equivalent to the expression $\mathrm{r}=\mathrm{r}-$ address content.
Program example.

| PRG_SUBA | START | Start processing from GO |
| :--- | :--- | :--- |
| DATA1 | DC | 3; Data definition |
| DATA2 | DC | 1; data definition |
| ANS | DS | 1; data definition |
| GO | LD | GR2, DATA1; Load the contents of DATA1 into GR2 |


|  | SUBA <br> ST <br> END | GR2, DATA2; Subtract the contents of DATA2 from GR2 <br> GR2, ANS; Store result in ANS |
| :--- | :--- | :--- |

(4) SUBL instruction Logical subtraction instruction

Description method

| label | SUBL | r, address [, x$]$ |
| :--- | :--- | :--- |

This is equivalent to the expression $\mathrm{r}=\mathrm{r}-$ address contents.
Program example.

| PRG_SUBL | START | Start processing from GO |
| :--- | :--- | :--- |
| DATA1 | DC | 3; Data definition |
| DATA2 | DC | 1; data definition |
| ANS | DS | 1; data definition |
| GO | LD | GR2, DATA1; Load the contents of DATA1 into GR2 |
|  | SUBL | GR2, DATA2; Subtract the contents of DATA2 from GR2 |
|  | ST | GR2, ANS; Store result in ANS |
|  | END |  |

## (5) AND instruction Logical product instruction

Description method

| label | AND | r, address [, x$]$ |
| :--- | :--- | :--- |

Performs a logical AND with r and the contents of the address, and stores the result in r .
Program example (Example of a program that retrieves the first bit information of DATA)

| PRG_AND | START | Start processing from GO |
| :--- | :--- | :--- |
| DATA | DC | \#FFFF; Data definition |
| MASK | DC | \#0001; Data definition |
| ANS | DS | 1; data definition |
| GO | LD | GR2, DATA1; Load the contents of DATA into GR2 |
|  | AND | GR2, MASK; Perform logical AND with the contents of |
|  | ST2 and MASK |  |
|  | END | GR2, ANS; Store result in ANS |
|  |  |  |

(6) OR instruction OR instruction

Description method

| label | OR | r, address [, x ] |
| :--- | :--- | :--- |

Perform a logical sum of r and the contents of the address, and store the result in r .
Program example (Example of overlapping the contents of DATA and MASK)

| PRG_AND | START | Start processing from GO |
| :--- | :--- | :--- |
| DATA | DC | \# 0FF0; Data definition |
| MASK | DC | \#3001; Data definition |
| ANS | DS | 1; data definition |
| GO | LD | GR2, DATA1; Load the contents of DATA into GR2 |
|  | OR | GR2, MASK; Perform a logical OR operation on the |
|  | Contents of GR2 and MASK |  |
|  | ST | GR2, ANS; Store result in ANS |
|  |  |  |

## (7) XOR instruction Exclusive OR instruction

Description method

| label | XOR | r, address [, x$]$ |
| :--- | :--- | :--- |

Performs an exclusive OR operation on $r$ and the contents of the address, and stores the result in $r$.
Program example (Program example for bit-reversing the contents of DATA)

| PRG_AND | START | Start processing from GO |
| :--- | :--- | :--- |
| DATA | DC | \# 1010; Data definition |
| MASK | DC | \#FFFF; Data definition |
| ANS | DS | 1; data definition |
| GO | LD | GR2, DATA1; Load the contents of DATA into GR2 |
|  | XOR | GR2, MASK; Perform exclusive OR on the contents of |
|  | ST | GR2 and MASK |
|  | END | GR2, ANS; Store result in ANS |
|  |  |  |

## 4. Comparison operation instruction

In CASL, the comparison instruction only performs a comparison operation.
Performs the same operation as IF in combination with a branch instruction.
Here, only the comparison operation instruction is described.
See the branch instruction for the specific selection syntax. ( 5 branch instruction )
(1) CPA instruction Arithmetic comparison instruction

Description method

| label | CPA | r, address [, $x$ ] |
| :--- | :--- | :--- |

This instruction internally subtracts ( $r$-the contents of the address) and stores the result in the flag register.

The difference from the subtraction instruction is that the result is not the value of the subtraction, and whether the result of the subtraction is positive, negative, or zero is stored in the flag register.

Program example.

| PRG_CPA | START |  |
| :---: | :---: | :---: |
|  | LD | GR0, DATA1; Read data to register |
|  | CPA | GR0, DATA2; Compare the contents of DATA2 to GR0 |
|  | RET | ;The end of the program |
| DATA1 | DC | 1; Define data |
| DATA2 | $\begin{aligned} & \mathrm{DC} \\ & \mathrm{FNN} \end{aligned}$ | 2; Define data |

Description method

| label | CPL | r, address [, x] |
| :--- | :--- | :--- |

This instruction internally subtracts ( $r$-the contents of the address) and stores the result in the flag register.

The difference from the subtraction instruction is that the result is not the value of the subtraction, and whether the result of the subtraction is positive, negative, or zero is stored in the flag register.

A logical operation is an operation in which the contents of an address are treated as numbers that do not handle signs (positive numbers).

Program example.

| PRG_CPL | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA1; Read data to register |
|  | CPA | GR0, DATA2; Compare the contents of DATA2 to GR0 |
|  | RET | ;The end of the program |
| DATA1 | DC | 1; Define data |
| DATA2 | DC | 2; Define data |
|  | END |  |
|  | SRG_CPA | START |
|  | GR0, DATA1; Read data to register |  |

## 5. Branch Instruction

In CASL, a branch instruction is combined with a comparison instruction to create an IF structure. In addition to unconditional branch instructions, there are conditional branches that branch depending on the value of the flag register.

## (1) JPL instruction Instruction to branch if the flag register is positive

Description method

| label | JPL | Address [, x] |
| :--- | :--- | :--- |

Branches to the address when the value of the flag register is positive.
Program example.
(Compares the contents of DATA1 and DATA2, ends if DATA1> DATA2, adds if DATA1 $\leqq$ DATA2)

| PRG_JPL | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA1; Read data to register |
|  | CPA | GPL |
|  | ADDA, DATA2; Compare the contents of DATA2 to GR0 |  |
|  | ST | GMP; If CPA result is positive, go to JMP |
| JMP | RET | GR0, DATA2; Addition ANS; Store addition result in ANS |
| DATA1 | DC | ; End of program * Here is the jump destination |
| DATA2 | DC | 1; Define data |
| ANS | DS | 2; Define data |
|  | END |  |

Description method

| label | JMI | Address [, x] |
| :--- | :--- | :--- |

Branches to the address when the value of the flag register is negative.
Program example.
(Compares the contents of DATA1 and DATA2, ends if DATA1 $<$ DATA2, subtracts if DATA1 $\geqq$ DATA2)

| PRG_JMI | START |  |  |  |
| :--- | :--- | :--- | :---: | :---: |
|  | LD | GR0, DATA1; Read data to register |  |  |
|  | CPA | GMI |  |  |
|  | SUBA | GR0, DATA2; Compare the contents of DATA2 to GR0 |  |  |
|  | ST | GR0, DATA2; Cubtraction |  |  |
| JMP | RET | GR0, ANS; Store addition result in ANS |  |  |
| DATA1 | DC | ; End of program * Here is the jump destination |  |  |
| DATA2 | DC | ; Define data |  |  |
| ANS | DS | , Define data |  |  |
|  | END |  |  |  |
| (3) JNZ instruction Instruction to branch if the flag register is not zero |  |  |  |  |

Description method

| label | JNZ | Address [, x] |
| :--- | :--- | :--- |

Branches to the address when the value of the flag register is not zero.
Program example.
(Compares the contents of DATA1 and DATA2, ends if DATA1 $<>$ DATA2, and adds if DATA1 $=$ DATA2)

| PRG_JNZ | START | GR0, DATA1; Read data to register |
| :--- | :--- | :--- |
|  | LD | GR0, DATA2; Compare the contents of DATA2 to GR0 |
|  | CPA | JMP; If CPA result is not zero, go to JMP |
|  | JNZ | GR0, DATA2; Addition |
|  | ADDA | GR0, ANS; Store addition result in ANS |
| JMP | ST | End of program * Here is the jump destination |
| DATA1 | RET | DC |
| DATA2 | DC | 2; Define data |
| ANS | DS | 1 |
|  | END |  |

(4) JZE instruction Instruction to branch if the flag register is positive

Description method

| label | JZE | Address [, x] |
| :--- | :--- | :--- |

Branch to the address when the value of the flag register is zero.
Program example.
(Compares the contents of DATA1 and DATA2, ends if DATA1 = DATA2, adds if DATA1 $<>$ DATA2)

| PRG_JZE | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA1; Read data to register |
|  | CPA | GR0, DATA2; Compare the contents of DATA2 to GR0 |
|  | JZE | JMP; If CPA result is zero, go to JMP |
|  | ADDA | GR0, DATA2; Addition |
| JMP | ST | GR0, ANS; Store addition result in ANS |
| DATA1 | RET | End of program * Here is the jump destination |
| DATA2 | DC | 1; Define data |
| ANS | DS | 1 |
|  | END |  |

## (5) JOV instruction Instruction to branch if the flag register overflows

Description method

| label | JPL | Address [, x] |
| :--- | :--- | :--- |

Branches to the address when the value of the flag register is positive.
Program example.

| PRG_JOV | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA1; Read data to register |
|  | ADDA | JOV |
|  | ST | GR0, DATA2; Add contents of DATA2 to GR0 |
|  | RET | GRP; If the addition result overflows, go to JMP |
| JMP | DC | ; End of program * Here is the jump destination |
| DATA1 | \#FFFF; Define data |  |
| DATA2 | DC | 1 ; Define data |
|  | DSS | 1 |

Description method

| label | JUMP | Address [, x] |
| :--- | :--- | :--- |

Branch to address unconditionally.
Program example. ( $3 \times 2$ calculation program)

| PRG_JUMP | START |  |
| :--- | :--- | :--- |
| LOOP | LAD | GR1,0; Set GR1 to 0 |
|  | CPA | GR1, LIMIT; Compare the contents of GR1 and LIMIT |
|  | JPL | OWARI; to OWARI |
|  | JZE | OWARI; to OWARI |
|  | ADDA | GR0, DATA |
|  | LAD | GR1,1, GR1; Count up |
| JMP | JUMP | LOOP |
|  | ST | GR0, ANS |
| DATA | RET | ; End of program * Here is the jump destination |
| LIMIT | DC | 3; Define data |
| ANS | DC | 2; Define data |
|  | DS | 1 |
|  | END |  |

## 6. Shift operation instruction

CASL provides an operation instruction to perform a bit shift.
Multiplication and division can be performed by combining shift operations.

## (1) SLA instruction Instruction to perform arithmetic left shift.

Description method

| label | SLA | $r$, address $[, \mathrm{x}]$ |
| :--- | :--- | :--- |

The data in $r$ is shifted to the left by the number of bits specified by the address, leaving the sign bit unchanged. Empty bits are filled with 0 .

Program example.
(The contents of DATA are shifted left by 2 bits. Perform $8 \times 4$.)

| PRG_SLA | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA; Read data into register |
|  | SLA | GR0,2; Shift left by 2 bits |
|  | ST | GR0, ANS; Store result in ANS |
| DATA | RET | ;The end of the program |
| ANS | DC | \# 0008; Define data |
|  | DS | 1 |

Description method

| label | SRA | $r$, address $[, x]$ |
| :--- | :--- | :--- |

The data in $r$ is shifted right by the number of bits specified by the address, leaving the sign bit as it is. The vacant bits are the same as the sign bits.

Program example.
(The contents of DATA are shifted right by 2 bits. Perform $8 \div 4$.)

| PRG_SRA | START |
| :--- | :--- |
|  | LD |
|  | SRA |
|  | ST |
|  | RET |

GR0, DATA; Read data into register
GR0,2; shift right by 2 bits
GR0, ANS; Store result in ANS
;The end of the program

| DATA <br> ANS | DC <br> DS <br> END | \# 0008; Define data |
| :--- | :--- | :--- |
| (3) SLL instruction Instruction to perform logical left shift. |  |  |

(3) SLL instruction Instruction to perform logical left shift.

Description method

| label | SLL | $r$, address [, x$]$ |
| :--- | :--- | :--- |

The data in $r$ is shifted to the left by the number of bits specified by the address without regard to the sign bit . Empty bits are filled with 0 .

Program example.
(The contents of DATA are shifted left by 2 bits.)

| PRG_SLL | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA; Read data into register |
|  | SLL | GR0,2; Shift left by 2 bits |
|  | ST | GR0, ANS; Store result in ANS |
| DET | ;The end of the program |  |
| ANS | DC | \# 0008; Define data |
|  | DS | 1 |

Description method

| label | SRL | r, address [, x] |
| :--- | :--- | :--- |

The data in $r$ is shifted to the left by the number of bits specified by the address without regard to the sign bit . Empty bits are filled with 0 .

Program example.
(The contents of DATA are shifted right by 2 bits.)

| PRG_SRL | START |  |
| :--- | :--- | :--- |
|  | LD | GR0, DATA; Read data into register |
|  | SRL | GR0,2; shift right by 2 bits |
|  | ST | GR0, ANS; Store result in ANS |
| DATA | RET | ;The end of the program |
| ANS | DC | \# 0008; Define data |
|  | DS | 1 |

## 7. Stack operation instructions

COMET has a memory area called a stack.
The stack has a special way of remembering that the data stored later is retrieved first.
By using the stack, you can reverse the order of the data and use it in various ways.
(1) PUSH instruction An instruction to store data on the stack.

Description method

| label | PUSH | Address [, x$]$ |
| :--- | :--- | :--- |

Store the address on the stack and store the address in the stack pointer.
(2) POP instruction An instruction to retrieve data from the stack.

Description method

| label | POP | r |
| :--- | :--- | ---: |

Reads the data stored in the stack into r .

Program example (Change the order of DATA1 and DATA2)

| PUSHPOP | START |  |
| :--- | :--- | :--- |
|  | LD | GR1, DATA1 |
|  | LD | GR2, DATA2 |
|  | PUSH | 0, GR1 |
|  | PUSH | 0, GR2 |
|  | POP | GR1 |
|  | POP | GR2 |
| DET |  |  |
| DATA1 | DC | 1 |
|  | DC | Two |

## 8. Call return instruction

A call return instruction is an instruction that calls a subroutine.
(1) CALL instruction Instruction to call a subroutine. (Jump to subroutine)

Description method

| label | CALL | Address [, x$]$ |
| :--- | :--- | :--- |

Processing is passed to the subroutine at the address.
(2) RET instruction Instruction to return processing to main processing.

Description method

| label | RET |  |
| :--- | :--- | :--- |

Processing returns to the caller.

Program example (Data is read in main processing and sub processing)

| CALL_RET | START <br> LD | GR0, DATA1 |
| :--- | :--- | :--- |


|  | CALL | TEST; The processing moves to the subroutine of the |
| :--- | :--- | :--- |
| DATA1 | TEST label. <br> RET <br> DC | Process moves to OS. That means the end of the program |
| END | 1 |  |
| TEST | START <br> DATA2 | GR1, DATA2 <br> RET <br> DC <br> END |
| ; Process returns to CALL_RET side. |  |  |
| Two |  |  |

## 9. Other instructions

Introduces SVC and NOP instructions that call OS functions.
(1) SVC instruction An instruction that calls the OS function. (Jump to subroutine defined by OS)

Description method

| label | SVC | Address [, x] |
| :--- | :--- | :--- |

Used to call OS functions.

* Note : The operation is determined by the CASL processing system (simulator, etc.). Check the specifications of the simulator used.

CASL2000 allows input, output and decimal output.
For details, refer to the help included with CASL2000.
(2) NOP instruction An instruction that does nothing.

Description method

| label | NOP |  |
| :--- | :--- | :--- |

As the name implies, it is an instruction that does nothing.
Only the count up of the program register is performed.

## 10. Macro instruction

Predefined instructions combining machine language instructions are called macro instructions. In CASL, input / output instructions do not exist as machine language. Defined as a macro instruction combining SVC instructions. There are some other macro instructions.

## (1) IN instruction Input instruction

Description method

| label | IN | Input data storage address , input character number storage <br> address |
| :--- | :--- | :--- |

Instruction to enter. In CASL2000, input from the keyboard.
Note that the input method differs depending on the simulator used.
Input characters are stored from the first address.
The number of characters entered is stored in the second address.
Note that if you enter a number, it will be treated as a number (character).
If you want to perform calculations such as addition on the "number" you have entered, you need to convert it to a number.

Example. Converts the entered single digit to a numeric value.

| PROG_IN | START |  |
| :--- | :--- | :--- |
|  | IN | DATA, SUU; Enter characters |
|  | LD | SUBA |
|  | ST | GR0, DATA |
|  | RET | GR0, HENKAN; Convert numbers to numbers |
| DATA | DS | 1 |
| SUU | DS | 1 |
| ANS | DS | 1 |
| HENKAN | DC | $\# 0030 ;$ Data for conversion |
|  | END |  |
| (2) OUT instruction Output instruction. |  |  |

Description method

| label | OUT | Output data storage address, number of output characters |
| :--- | :--- | :--- |

Instruction to output.
Outputs the data stored from the output data storage address for the number specified by the number of output characters.

Example. Outputs the input character string.

| PROG_OUT | START |  |
| :--- | :--- | :--- |
|  | IN | DATA, SUU; Input |
|  | OUT | DATA, SUU; Output the input data as it is |
| DATA <br> SUU | RET | 20 |
|  | DS | 1 |
|  | DS |  |

## (3) RPUSH instruction An instruction to store the contents of GR on the stack.

Description method
label RPUSH
This instruction stores the contents of GR on the stack in the order of GR1, GR2, ..., GR7.
(4) RPOP instruction This instruction stores the contents of the stack in GR.

Description method

| label | RPOP |  |
| :--- | :--- | :--- |

This instruction stores the contents of the stack in the order of GR7, GR6, ..., GR1.
Example. Temporarily save the contents of the register and restore it.

| RPUSHPOP | START |  |
| :--- | :--- | :--- |
|  | RPUSH <br> RPOP <br> RET |  |
|  | END |  |

## 11. Assembler instructions

Assembler instructions are instructions for controlling the assembler. It is not converted directly to machine language.
(1) START command Command that indicates the start of a program

Description method

| label | START | address |
| :--- | :--- | :--- |

Indicates the start of a program.
This line must be labeled.
If an address is described in the operand, the program starts from that address.
(2) END instruction Instruction indicating the end of the program

Description method

|  | END |
| :--- | :--- |

Indicates the end of the program.
(3) DS instruction Instruction to secure area

Description method

| label | DS | Number of words |
| :--- | :--- | :--- |

Allocates a memory area for the number of words specified.
(4) DC instruction Instruction for defining constants

## Description method

| label | DC | Constant [, constant] • • • |
| :--- | :--- | :--- |

Define a constant.
The constant is
Decimal number: Number between - 32768 and 32767
Hexadecimal: \#hhhh 4-digit hexadecimal number starting with a sharp ( 0 to 9 , A to F)
Character string: " Enclose in single quotation Address: Write the label

## IX. Manuals



## CASLIIC

## フロログラミングス門

鍽山 澈羊



IIIIII基㗏か5の理解に最遍な 1 冊 IIIIIII


基本がわかる。基礎からわかる。





